
Alexander G. Ghyka
Examiner (ID: 13178, Phone: (571)272-1669 , Office: P/2812 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 1754, 1106, 2812, 1105, 2899 |
| Total Applications | 3016 |
| Issued Applications | 2445 |
| Pending Applications | 242 |
| Abandoned Applications | 365 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10525530
[patent_doc_number] => 09252050
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-02
[patent_title] => 'Method to improve semiconductor surfaces and polishing'
[patent_app_type] => utility
[patent_app_number] => 13/609292
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 5347
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13609292
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/609292 | Method to improve semiconductor surfaces and polishing | Sep 10, 2012 | Issued |
Array
(
[id] => 9140175
[patent_doc_number] => 08580634
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-11-12
[patent_title] => 'Methods of forming 3-D semiconductor devices with a nanowire gate structure wherein the nanowire gate structure is formed prior to source/drain formation'
[patent_app_type] => utility
[patent_app_number] => 13/609941
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 5664
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13609941
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/609941 | Methods of forming 3-D semiconductor devices with a nanowire gate structure wherein the nanowire gate structure is formed prior to source/drain formation | Sep 10, 2012 | Issued |
Array
(
[id] => 10857420
[patent_doc_number] => 08883617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-11
[patent_title] => 'Method for manufacturing a metal oxide semiconductor'
[patent_app_type] => utility
[patent_app_number] => 13/609959
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 53
[patent_no_of_words] => 12440
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13609959
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/609959 | Method for manufacturing a metal oxide semiconductor | Sep 10, 2012 | Issued |
Array
(
[id] => 9009312
[patent_doc_number] => 08524610
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-03
[patent_title] => 'Process for enhancing solubility and reaction rates in supercritical fluids'
[patent_app_type] => utility
[patent_app_number] => 13/610210
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3217
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13610210
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/610210 | Process for enhancing solubility and reaction rates in supercritical fluids | Sep 10, 2012 | Issued |
Array
(
[id] => 8932478
[patent_doc_number] => 08492176
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-23
[patent_title] => 'Method of manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/609953
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 26
[patent_no_of_words] => 10056
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13609953
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/609953 | Method of manufacturing semiconductor device | Sep 10, 2012 | Issued |
Array
(
[id] => 8720747
[patent_doc_number] => 20130071964
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-21
[patent_title] => 'METHOD OF MANUFACTURING AN ELECTROMECHANICAL TRANSDUCER'
[patent_app_type] => utility
[patent_app_number] => 13/610219
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9193
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13610219
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/610219 | Method of manufacturing an electromechanical transducer | Sep 10, 2012 | Issued |
Array
(
[id] => 9046720
[patent_doc_number] => 08541274
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-09-24
[patent_title] => 'Methods of forming 3-D semiconductor devices with a nanowire gate structure wherein the nanowire gate structure is formed after source/drain formation'
[patent_app_type] => utility
[patent_app_number] => 13/609828
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 5568
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13609828
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/609828 | Methods of forming 3-D semiconductor devices with a nanowire gate structure wherein the nanowire gate structure is formed after source/drain formation | Sep 10, 2012 | Issued |
Array
(
[id] => 9777761
[patent_doc_number] => 08852966
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-07
[patent_title] => 'Heat treatment method and heat treatment apparatus of thin film'
[patent_app_type] => utility
[patent_app_number] => 13/609947
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 9673
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13609947
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/609947 | Heat treatment method and heat treatment apparatus of thin film | Sep 10, 2012 | Issued |
Array
(
[id] => 10892851
[patent_doc_number] => 08916462
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-23
[patent_title] => 'Method for manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/610673
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 31
[patent_no_of_words] => 9641
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13610673
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/610673 | Method for manufacturing semiconductor device | Sep 10, 2012 | Issued |
Array
(
[id] => 8755670
[patent_doc_number] => 20130089975
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-11
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/610142
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2947
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13610142
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/610142 | Method for manufacturing semiconductor device | Sep 10, 2012 | Issued |
Array
(
[id] => 8755681
[patent_doc_number] => 20130089986
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-11
[patent_title] => 'METHOD OF FORMING PATTERNS OF SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/608403
[patent_app_country] => US
[patent_app_date] => 2012-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8555
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13608403
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/608403 | Method of forming patterns of semiconductor device | Sep 9, 2012 | Issued |
Array
(
[id] => 8904284
[patent_doc_number] => 20130171787
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-04
[patent_title] => 'METHOD FOR FABRICATING NON-VOLATILE MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/608341
[patent_app_country] => US
[patent_app_date] => 2012-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3544
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13608341
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/608341 | Method for fabricating non-volatile memory device | Sep 9, 2012 | Issued |
Array
(
[id] => 9363231
[patent_doc_number] => 20140073104
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-13
[patent_title] => 'MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/609213
[patent_app_country] => US
[patent_app_date] => 2012-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3157
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13609213
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/609213 | Manufacturing method of semiconductor device | Sep 9, 2012 | Issued |
Array
(
[id] => 8821641
[patent_doc_number] => 20130122685
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'Method of Manufacturing a Semiconductor Device'
[patent_app_type] => utility
[patent_app_number] => 13/608831
[patent_app_country] => US
[patent_app_date] => 2012-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7688
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13608831
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/608831 | Method of Manufacturing a Semiconductor Device | Sep 9, 2012 | Abandoned |
Array
(
[id] => 9086852
[patent_doc_number] => 08558282
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-10-15
[patent_title] => 'Germanium lateral bipolar junction transistor'
[patent_app_type] => utility
[patent_app_number] => 13/607672
[patent_app_country] => US
[patent_app_date] => 2012-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8169
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13607672
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/607672 | Germanium lateral bipolar junction transistor | Sep 7, 2012 | Issued |
Array
(
[id] => 8562746
[patent_doc_number] => 20120325317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-27
[patent_title] => 'APPARATUS FOR FORMING COPPER INDIUM GALLIUM CHALCOGENIDE LAYERS'
[patent_app_type] => utility
[patent_app_number] => 13/602975
[patent_app_country] => US
[patent_app_date] => 2012-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5803
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13602975
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/602975 | APPARATUS FOR FORMING COPPER INDIUM GALLIUM CHALCOGENIDE LAYERS | Sep 3, 2012 | Abandoned |
Array
(
[id] => 8565144
[patent_doc_number] => 20120327715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-27
[patent_title] => 'NONVOLATILE MEMORY DEVICES HAVING VERTICALLY INTEGRATED NONVOLATILE MEMORY CELL SUB-STRINGS THEREIN'
[patent_app_type] => utility
[patent_app_number] => 13/600829
[patent_app_country] => US
[patent_app_date] => 2012-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 77
[patent_figures_cnt] => 77
[patent_no_of_words] => 28490
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13600829
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/600829 | Nonvolatile memory devices having vertically integrated nonvolatile memory cell sub-strings therein | Aug 30, 2012 | Issued |
Array
(
[id] => 9875191
[patent_doc_number] => 08962458
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-24
[patent_title] => 'Methods of growing nitride semiconductors and methods of manufacturing nitride semiconductor substrates'
[patent_app_type] => utility
[patent_app_number] => 13/599602
[patent_app_country] => US
[patent_app_date] => 2012-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 6350
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13599602
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/599602 | Methods of growing nitride semiconductors and methods of manufacturing nitride semiconductor substrates | Aug 29, 2012 | Issued |
Array
(
[id] => 8933112
[patent_doc_number] => 08492814
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-23
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/592865
[patent_app_country] => US
[patent_app_date] => 2012-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 52
[patent_no_of_words] => 8383
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13592865
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/592865 | Semiconductor device and method of manufacturing the same | Aug 22, 2012 | Issued |
Array
(
[id] => 10932612
[patent_doc_number] => 20140335633
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-13
[patent_title] => 'SEPARATION METHOD, COMPUTER STORAGE MEDIUM, AND SEPARATION SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/343598
[patent_app_country] => US
[patent_app_date] => 2012-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 15367
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14343598
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/343598 | Separation method, computer storage medium, and separation system | Aug 21, 2012 | Issued |