Alexander O. Williams

Array ( [id] => 8386639 [patent_doc_number] => 08264038 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-11 [patent_title] => 'Buried floating layer structure for improved breakdown' [patent_app_type] => utility [patent_app_number] => 12/537326 [patent_app_country] => US [patent_app_date] => 2009-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 6048 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12537326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6600023 [patent_doc_number] => 20100032757 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-11 [patent_title] => 'BI-DIRECTIONAL DMOS WITH COMMON DRAIN' [patent_app_type] => utility [patent_app_number] => 12/537329 [patent_app_country] => US [patent_app_date] => 2009-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7652 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20100032757.pdf [firstpage_image] =>[orig_patent_app_number] => 12537329 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8153182 [patent_doc_number] => 08169076 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-01 [patent_title] => 'Interconnect structures having lead-free solder bumps' [patent_app_type] => utility [patent_app_number] => 12/537001 [patent_app_country] => US [patent_app_date] => 2009-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2480 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/169/08169076.pdf [firstpage_image] =>[orig_patent_app_number] => 12537001 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8470425 [patent_doc_number] => 08299604 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-30 [patent_title] => 'Bonded metal and ceramic plates for thermal management of optical and electronic devices' [patent_app_type] => utility [patent_app_number] => 12/536402 [patent_app_country] => US [patent_app_date] => 2009-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 21 [patent_no_of_words] => 8943 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12536402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5948487 [patent_doc_number] => 20110031598 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-10 [patent_title] => 'SEMICONDUCTOR DEVICE AND FABRICATING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/535316 [patent_app_country] => US [patent_app_date] => 2009-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5112 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20110031598.pdf [firstpage_image] =>[orig_patent_app_number] => 12535316 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5950967 [patent_doc_number] => 20110032678 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-10 [patent_title] => 'NANO-TUBE THERMAL INTERFACE STRUCTURE' [patent_app_type] => utility [patent_app_number] => 12/535295 [patent_app_country] => US [patent_app_date] => 2009-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2938 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20110032678.pdf [firstpage_image] =>[orig_patent_app_number] => 12535295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6600799 [patent_doc_number] => 20100032823 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-11 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/534521 [patent_app_country] => US [patent_app_date] => 2009-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3946 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20100032823.pdf [firstpage_image] =>[orig_patent_app_number] => 12534521 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8082987 [patent_doc_number] => 08148813 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-03 [patent_title] => 'Integrated circuit package architecture' [patent_app_type] => utility [patent_app_number] => 12/533997 [patent_app_country] => US [patent_app_date] => 2009-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 2910 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/148/08148813.pdf [firstpage_image] =>[orig_patent_app_number] => 12533997 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6247310 [patent_doc_number] => 20100025842 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-04 [patent_title] => 'SEMICONDUCTOR MODULE AND SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/533832 [patent_app_country] => US [patent_app_date] => 2009-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3169 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20100025842.pdf [firstpage_image] =>[orig_patent_app_number] => 12533832 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4517869 [patent_doc_number] => 07911017 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-03-22 [patent_title] => 'Direct glass attached on die optical module' [patent_app_type] => utility [patent_app_number] => 12/459536 [patent_app_country] => US [patent_app_date] => 2009-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5076 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/911/07911017.pdf [firstpage_image] =>[orig_patent_app_number] => 12459536 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6591865 [patent_doc_number] => 20100001398 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-07 [patent_title] => 'SEMICONDUCTOR CHIP MODULE AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/496244 [patent_app_country] => US [patent_app_date] => 2009-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5593 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20100001398.pdf [firstpage_image] =>[orig_patent_app_number] => 12496244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5364888 [patent_doc_number] => 20090302447 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-10 [patent_title] => 'SEMICONDUCTOR ARRANGEMENT HAVING SPECIALLY FASHIONED BOND WIRES AND METHOD FOR FABRICATING SUCH AN ARRANGEMENT' [patent_app_type] => utility [patent_app_number] => 12/481255 [patent_app_country] => US [patent_app_date] => 2009-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2759 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0302/20090302447.pdf [firstpage_image] =>[orig_patent_app_number] => 12481255 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7796377 [patent_doc_number] => 08125085 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-28 [patent_title] => 'Semiconductor device having wiring with oxide layer of impurity from the wiring' [patent_app_type] => utility [patent_app_number] => 12/481234 [patent_app_country] => US [patent_app_date] => 2009-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 15 [patent_no_of_words] => 7058 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/125/08125085.pdf [firstpage_image] =>[orig_patent_app_number] => 12481234 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6400987 [patent_doc_number] => 20100148348 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-17 [patent_title] => 'PACKAGE SUBSTRATE' [patent_app_type] => utility [patent_app_number] => 12/480291 [patent_app_country] => US [patent_app_date] => 2009-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2675 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0148/20100148348.pdf [firstpage_image] =>[orig_patent_app_number] => 12480291 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7978611 [patent_doc_number] => 08072053 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-12-06 [patent_title] => 'Leadless integrated circuit package having electrically routed contacts' [patent_app_type] => utility [patent_app_number] => 12/479495 [patent_app_country] => US [patent_app_date] => 2009-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 41 [patent_no_of_words] => 7982 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 357 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/072/08072053.pdf [firstpage_image] =>[orig_patent_app_number] => 12479495 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7492452 [patent_doc_number] => 08030779 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-04 [patent_title] => 'Multi-layered metal interconnection' [patent_app_type] => utility [patent_app_number] => 12/470702 [patent_app_country] => US [patent_app_date] => 2009-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 2155 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/030/08030779.pdf [firstpage_image] =>[orig_patent_app_number] => 12470702 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5567419 [patent_doc_number] => 20090250797 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-08 [patent_title] => ' Multi-Chip Package' [patent_app_type] => utility [patent_app_number] => 12/434343 [patent_app_country] => US [patent_app_date] => 2009-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2259 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0250/20090250797.pdf [firstpage_image] =>[orig_patent_app_number] => 12434343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5512108 [patent_doc_number] => 20090212412 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-08-27 [patent_title] => 'SEMICONDUCTOR PACKAGE ACCOMPLISHING FAN-OUT STRUCTURE THROUGH WIRE BONDING' [patent_app_type] => utility [patent_app_number] => 12/434568 [patent_app_country] => US [patent_app_date] => 2009-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 3914 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20090212412.pdf [firstpage_image] =>[orig_patent_app_number] => 12434568 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5536870 [patent_doc_number] => 20090218675 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-03 [patent_title] => 'MULTIPACKAGE MODULE HAVING STACKED PACKAGES WITH ASYMMETRICALLY ARRANGED DIE AND MOLDING' [patent_app_type] => utility [patent_app_number] => 12/433852 [patent_app_country] => US [patent_app_date] => 2009-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3506 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0218/20090218675.pdf [firstpage_image] =>[orig_patent_app_number] => 12433852 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6417490 [patent_doc_number] => 20100276816 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-11-04 [patent_title] => 'SEPARATE PROBE AND BOND REGIONS OF AN INTEGRATED CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/432763 [patent_app_country] => US [patent_app_date] => 2009-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4435 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0276/20100276816.pdf [firstpage_image] =>[orig_patent_app_number] => 12432763 [rel_patent_id] =>[rel_patent_doc_number] =>)