Alexander P. Taousakis

Array ( [id] => 1516061 [patent_doc_number] => 06500355 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-31 [patent_title] => 'Wafer conductive structure for preventing plasma damage' [patent_app_type] => B1 [patent_app_number] => 09/715416 [patent_app_country] => US [patent_app_date] => 2000-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2142 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/500/06500355.pdf [firstpage_image] =>[orig_patent_app_number] => 09715416 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1446686 [patent_doc_number] => 06368982 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-09 [patent_title] => 'Pattern reduction by trimming a plurality of layers of different handmask materials' [patent_app_type] => B1 [patent_app_number] => 09/713391 [patent_app_country] => US [patent_app_date] => 2000-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 16 [patent_no_of_words] => 4005 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 425 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/368/06368982.pdf [firstpage_image] =>[orig_patent_app_number] => 09713391 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1507549 [patent_doc_number] => 06440872 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-27 [patent_title] => 'Method for hybrid DRAM cell utilizing confined strap isolation' [patent_app_type] => B1 [patent_app_number] => 09/706468 [patent_app_country] => US [patent_app_date] => 2000-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 50 [patent_no_of_words] => 5514 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 307 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/440/06440872.pdf [firstpage_image] =>[orig_patent_app_number] => 09706468 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1397311 [patent_doc_number] => 06531398 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-11 [patent_title] => 'Method of depositing organosillicate layers' [patent_app_type] => B1 [patent_app_number] => 09/702600 [patent_app_country] => US [patent_app_date] => 2000-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3720 [patent_no_of_claims] => 83 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/531/06531398.pdf [firstpage_image] =>[orig_patent_app_number] => 09702600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4327673 [patent_doc_number] => 06319841 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Semiconductor processing using vapor mixtures' [patent_app_type] => 1 [patent_app_number] => 9/695625 [patent_app_country] => US [patent_app_date] => 2000-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 8234 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/319/06319841.pdf [firstpage_image] =>[orig_patent_app_number] => 695625 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1600554 [patent_doc_number] => 06475918 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-05 [patent_title] => 'Plasma treatment apparatus and plasma treatment method' [patent_app_type] => B1 [patent_app_number] => 09/679348 [patent_app_country] => US [patent_app_date] => 2000-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 6318 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/475/06475918.pdf [firstpage_image] =>[orig_patent_app_number] => 09679348 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1424614 [patent_doc_number] => 06503838 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-07 [patent_title] => 'Integrated circuit isolation of functionally distinct RF circuits' [patent_app_type] => B1 [patent_app_number] => 09/677728 [patent_app_country] => US [patent_app_date] => 2000-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 24 [patent_no_of_words] => 4717 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/503/06503838.pdf [firstpage_image] =>[orig_patent_app_number] => 09677728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4270627 [patent_doc_number] => 06245680 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-12 [patent_title] => 'Circumferentially oscillating carousel apparatus for sequentially processing substrates for polishing and cleaning' [patent_app_type] => 1 [patent_app_number] => 9/670611 [patent_app_country] => US [patent_app_date] => 2000-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 29 [patent_no_of_words] => 15058 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/245/06245680.pdf [firstpage_image] =>[orig_patent_app_number] => 670611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4420804 [patent_doc_number] => 06225232 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-01 [patent_title] => 'Semiconductor processing methods, and methods of forming capacitor constructions' [patent_app_type] => 1 [patent_app_number] => 9/669093 [patent_app_country] => US [patent_app_date] => 2000-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2609 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/225/06225232.pdf [firstpage_image] =>[orig_patent_app_number] => 669093 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1581254 [patent_doc_number] => 06423641 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-23 [patent_title] => 'Method of making self-aligned bit-lines' [patent_app_type] => B1 [patent_app_number] => 09/664428 [patent_app_country] => US [patent_app_date] => 2000-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 2807 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 330 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/423/06423641.pdf [firstpage_image] =>[orig_patent_app_number] => 09664428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1450127 [patent_doc_number] => 06455438 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-24 [patent_title] => 'Fabrication method for a semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/662855 [patent_app_country] => US [patent_app_date] => 2000-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 3537 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/455/06455438.pdf [firstpage_image] =>[orig_patent_app_number] => 09662855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1483202 [patent_doc_number] => 06364947 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-02 [patent_title] => 'Method and apparatus for manufacturing a silicon single crystal having few crystal defects, and a silicon single crystal and silicon wafers manufactured by the same' [patent_app_type] => B1 [patent_app_number] => 09/661985 [patent_app_country] => US [patent_app_date] => 2000-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 10224 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/364/06364947.pdf [firstpage_image] =>[orig_patent_app_number] => 09661985 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1569448 [patent_doc_number] => 06497824 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-24 [patent_title] => 'One mask solution for the integration of the thin film resistor' [patent_app_type] => B1 [patent_app_number] => 09/661716 [patent_app_country] => US [patent_app_date] => 2000-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 1930 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/497/06497824.pdf [firstpage_image] =>[orig_patent_app_number] => 09661716 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1459171 [patent_doc_number] => 06391662 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-21 [patent_title] => 'Process for detecting agglomerated intrinsic point defects by metal decoration' [patent_app_type] => B1 [patent_app_number] => 09/661822 [patent_app_country] => US [patent_app_date] => 2000-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 30 [patent_no_of_words] => 6943 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/391/06391662.pdf [firstpage_image] =>[orig_patent_app_number] => 09661822 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1550556 [patent_doc_number] => 06399510 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'Bi-directional processing chamber and method for bi-directional processing of semiconductor substrates' [patent_app_type] => B1 [patent_app_number] => 09/660001 [patent_app_country] => US [patent_app_date] => 2000-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 24 [patent_no_of_words] => 5891 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/399/06399510.pdf [firstpage_image] =>[orig_patent_app_number] => 09660001 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1394959 [patent_doc_number] => 06541384 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-01 [patent_title] => 'Method of initiating cooper CMP process' [patent_app_type] => B1 [patent_app_number] => 09/657391 [patent_app_country] => US [patent_app_date] => 2000-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3384 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/541/06541384.pdf [firstpage_image] =>[orig_patent_app_number] => 09657391 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1458909 [patent_doc_number] => 06426296 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-30 [patent_title] => 'Method and apparatus for obtaining a precision thickness in semiconductor and other wafers' [patent_app_type] => B1 [patent_app_number] => 09/657744 [patent_app_country] => US [patent_app_date] => 2000-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 13 [patent_no_of_words] => 4165 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/426/06426296.pdf [firstpage_image] =>[orig_patent_app_number] => 09657744 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1574815 [patent_doc_number] => 06468911 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-22 [patent_title] => 'Method of chemical/mechanical polishing of the surface of semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/655918 [patent_app_country] => US [patent_app_date] => 2000-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 28 [patent_no_of_words] => 5301 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/468/06468911.pdf [firstpage_image] =>[orig_patent_app_number] => 09655918 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1542806 [patent_doc_number] => 06372657 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-16 [patent_title] => 'Method for selective etching of oxides' [patent_app_type] => B1 [patent_app_number] => 09/653554 [patent_app_country] => US [patent_app_date] => 2000-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4542 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/372/06372657.pdf [firstpage_image] =>[orig_patent_app_number] => 09653554 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1478225 [patent_doc_number] => 06451705 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-17 [patent_title] => 'Self-aligned PECVD etch mask' [patent_app_type] => B1 [patent_app_number] => 09/653522 [patent_app_country] => US [patent_app_date] => 2000-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 7150 [patent_no_of_claims] => 101 [patent_no_of_ind_claims] => 19 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/451/06451705.pdf [firstpage_image] =>[orig_patent_app_number] => 09653522 [rel_patent_id] =>[rel_patent_doc_number] =>)