Alexander Sofocleous

Array ( [id] => 5819172 [patent_doc_number] => 20060023485 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-02 [patent_title] => 'Ferroelectric memory device and electronic apparatus' [patent_app_type] => utility [patent_app_number] => 11/170682 [patent_app_country] => US [patent_app_date] => 2005-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 10225 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20060023485.pdf [firstpage_image] =>[orig_patent_app_number] => 11170682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 512161 [patent_doc_number] => 07203103 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-10 [patent_title] => 'Ferroelectric memory device and electronic apparatus' [patent_app_type] => utility [patent_app_number] => 11/170671 [patent_app_country] => US [patent_app_date] => 2005-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 9932 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/203/07203103.pdf [firstpage_image] =>[orig_patent_app_number] => 11170671 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5671400 [patent_doc_number] => 20060176754 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-10 [patent_title] => 'Flat cell read only memory using common contacts for bit lines and virtual ground lines' [patent_app_type] => utility [patent_app_number] => 11/168515 [patent_app_country] => US [patent_app_date] => 2005-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 2548 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20060176754.pdf [firstpage_image] =>[orig_patent_app_number] => 11168515 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 897842 [patent_doc_number] => 07342838 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-03-11 [patent_title] => 'Programmable logic device with a double data rate SDRAM interface' [patent_app_type] => utility [patent_app_number] => 11/165853 [patent_app_country] => US [patent_app_date] => 2005-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 4174 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/342/07342838.pdf [firstpage_image] =>[orig_patent_app_number] => 11165853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5600938 [patent_doc_number] => 20060291283 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-28 [patent_title] => 'Redundant memory content substitution apparatus and method' [patent_app_type] => utility [patent_app_number] => 11/165977 [patent_app_country] => US [patent_app_date] => 2005-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5648 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0291/20060291283.pdf [firstpage_image] =>[orig_patent_app_number] => 11165977 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 409882 [patent_doc_number] => 07286384 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-10-23 [patent_title] => 'Automatic resource assignment in stacked module devices' [patent_app_type] => utility [patent_app_number] => 11/158509 [patent_app_country] => US [patent_app_date] => 2005-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 3608 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/286/07286384.pdf [firstpage_image] =>[orig_patent_app_number] => 11158509 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 883086 [patent_doc_number] => 07355899 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-08 [patent_title] => 'Pipe latch circuit of multi-bit prefetch-type semiconductor memory device with improved structure' [patent_app_type] => utility [patent_app_number] => 11/158345 [patent_app_country] => US [patent_app_date] => 2005-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 6842 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/355/07355899.pdf [firstpage_image] =>[orig_patent_app_number] => 11158345 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 850412 [patent_doc_number] => 07382649 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-06-03 [patent_title] => 'Nonvolatile semiconductor memory' [patent_app_type] => utility [patent_app_number] => 11/148336 [patent_app_country] => US [patent_app_date] => 2005-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 40 [patent_figures_cnt] => 51 [patent_no_of_words] => 19021 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/382/07382649.pdf [firstpage_image] =>[orig_patent_app_number] => 11148336 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7057486 [patent_doc_number] => 20050278661 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-15 [patent_title] => 'Multi-valued digital information retaining elements and memory devices' [patent_app_type] => utility [patent_app_number] => 11/139835 [patent_app_country] => US [patent_app_date] => 2005-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 21825 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0278/20050278661.pdf [firstpage_image] =>[orig_patent_app_number] => 11139835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4582372 [patent_doc_number] => 07830703 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-09 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 11/570037 [patent_app_country] => US [patent_app_date] => 2005-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 36 [patent_no_of_words] => 16753 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/830/07830703.pdf [firstpage_image] =>[orig_patent_app_number] => 11570037 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5607077 [patent_doc_number] => 20060268593 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-30 [patent_title] => 'Read-only memory array with dielectric breakdown programmability' [patent_app_type] => utility [patent_app_number] => 11/136981 [patent_app_country] => US [patent_app_date] => 2005-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3576 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0268/20060268593.pdf [firstpage_image] =>[orig_patent_app_number] => 11136981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 218126 [patent_doc_number] => 07613039 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-11-03 [patent_title] => 'Arrangement and method for controlling a micromechanical element' [patent_app_type] => utility [patent_app_number] => 11/579239 [patent_app_country] => US [patent_app_date] => 2005-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3444 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/613/07613039.pdf [firstpage_image] =>[orig_patent_app_number] => 11579239 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5600918 [patent_doc_number] => 20060291263 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-28 [patent_title] => 'Memory system and method of accessing memory chips of a memory system' [patent_app_type] => utility [patent_app_number] => 11/128789 [patent_app_country] => US [patent_app_date] => 2005-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5870 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0291/20060291263.pdf [firstpage_image] =>[orig_patent_app_number] => 11128789 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7220493 [patent_doc_number] => 20050254310 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-17 [patent_title] => 'Nonvolatile semiconductor memory device including ferroelectric semiconductor pattern and methods for writing data in and reading data from the same' [patent_app_type] => utility [patent_app_number] => 11/120499 [patent_app_country] => US [patent_app_date] => 2005-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3165 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0254/20050254310.pdf [firstpage_image] =>[orig_patent_app_number] => 11120499 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 526184 [patent_doc_number] => 07193909 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-03-20 [patent_title] => 'Signal processing circuits and methods, and memory systems' [patent_app_type] => utility [patent_app_number] => 11/120517 [patent_app_country] => US [patent_app_date] => 2005-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1788 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/193/07193909.pdf [firstpage_image] =>[orig_patent_app_number] => 11120517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 490159 [patent_doc_number] => 07218566 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-05-15 [patent_title] => 'Power management of memory via wake/sleep cycles' [patent_app_type] => utility [patent_app_number] => 11/118505 [patent_app_country] => US [patent_app_date] => 2005-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4788 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/218/07218566.pdf [firstpage_image] =>[orig_patent_app_number] => 11118505 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5919503 [patent_doc_number] => 20060239068 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-26 [patent_title] => 'Static random access memory cell' [patent_app_type] => utility [patent_app_number] => 11/113365 [patent_app_country] => US [patent_app_date] => 2005-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6494 [patent_no_of_claims] => 56 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0239/20060239068.pdf [firstpage_image] =>[orig_patent_app_number] => 11113365 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7161221 [patent_doc_number] => 20050199588 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-15 [patent_title] => 'Fixed-abrasive chemical-mechanical planarization of titanium nitride' [patent_app_type] => utility [patent_app_number] => 11/104345 [patent_app_country] => US [patent_app_date] => 2005-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6210 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0199/20050199588.pdf [firstpage_image] =>[orig_patent_app_number] => 11104345 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7180216 [patent_doc_number] => 20050190625 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-01 [patent_title] => 'Semiconductor memory' [patent_app_type] => utility [patent_app_number] => 11/098557 [patent_app_country] => US [patent_app_date] => 2005-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 44 [patent_figures_cnt] => 44 [patent_no_of_words] => 17528 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0190/20050190625.pdf [firstpage_image] =>[orig_patent_app_number] => 11098557 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5860649 [patent_doc_number] => 20060229683 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-12 [patent_title] => 'Method and system for magnetic shielding in semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/089969 [patent_app_country] => US [patent_app_date] => 2005-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2628 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0229/20060229683.pdf [firstpage_image] =>[orig_patent_app_number] => 11089969 [rel_patent_id] =>[rel_patent_doc_number] =>)