Alexander Sofocleous

Array ( [id] => 5548087 [patent_doc_number] => 20090157964 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-18 [patent_title] => 'EFFICIENT DATA STORAGE IN MULTI-PLANE MEMORY DEVICES' [patent_app_type] => utility [patent_app_number] => 12/332370 [patent_app_country] => US [patent_app_date] => 2008-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8364 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0157/20090157964.pdf [firstpage_image] =>[orig_patent_app_number] => 12332370 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5507063 [patent_doc_number] => 20090080270 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-26 [patent_title] => 'MEMORY DEVICE HAVING TERMINALS FOR TRANSFERRING MULTIPLE TYPES OF DATA' [patent_app_type] => utility [patent_app_number] => 12/326737 [patent_app_country] => US [patent_app_date] => 2008-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 9525 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0080/20090080270.pdf [firstpage_image] =>[orig_patent_app_number] => 12326737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 144239 [patent_doc_number] => 07688662 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-30 [patent_title] => 'Method for hiding a refresh in a pseudo-static memory' [patent_app_type] => utility [patent_app_number] => 12/273437 [patent_app_country] => US [patent_app_date] => 2008-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 3636 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/688/07688662.pdf [firstpage_image] =>[orig_patent_app_number] => 12273437 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6522694 [patent_doc_number] => 20100123534 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-20 [patent_title] => 'MAGNETIC MECHANICAL SWITCH' [patent_app_type] => utility [patent_app_number] => 12/272919 [patent_app_country] => US [patent_app_date] => 2008-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3709 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20100123534.pdf [firstpage_image] =>[orig_patent_app_number] => 12272919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8561041 [patent_doc_number] => 08335108 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-18 [patent_title] => 'Bit line gate transistor structure for a multilevel, dual-sided nonvolatile memory cell NAND flash array' [patent_app_type] => utility [patent_app_number] => 12/291913 [patent_app_country] => US [patent_app_date] => 2008-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 18839 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 291 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12291913 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4435870 [patent_doc_number] => 07969773 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-28 [patent_title] => 'Computer system with addressable storage medium' [patent_app_type] => utility [patent_app_number] => 12/270411 [patent_app_country] => US [patent_app_date] => 2008-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 5153 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/969/07969773.pdf [firstpage_image] =>[orig_patent_app_number] => 12270411 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 161392 [patent_doc_number] => 07675809 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-09 [patent_title] => 'Memory compiler redundancy' [patent_app_type] => utility [patent_app_number] => 12/268968 [patent_app_country] => US [patent_app_date] => 2008-11-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6744 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/675/07675809.pdf [firstpage_image] =>[orig_patent_app_number] => 12268968 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4625581 [patent_doc_number] => 08004887 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-23 [patent_title] => 'Configurable digital and analog input/output interface in a memory device' [patent_app_type] => utility [patent_app_number] => 12/108105 [patent_app_country] => US [patent_app_date] => 2008-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 8359 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/004/08004887.pdf [firstpage_image] =>[orig_patent_app_number] => 12108105 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6330919 [patent_doc_number] => 20100115180 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-06 [patent_title] => 'MEMORY MODULE INCLUDING ENVIRONMENTAL OPTIMIZATION' [patent_app_type] => utility [patent_app_number] => 12/262063 [patent_app_country] => US [patent_app_date] => 2008-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2887 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20100115180.pdf [firstpage_image] =>[orig_patent_app_number] => 12262063 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4491736 [patent_doc_number] => 07903456 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-08 [patent_title] => 'Superconducting circuit for high-speed lookup table' [patent_app_type] => utility [patent_app_number] => 12/258682 [patent_app_country] => US [patent_app_date] => 2008-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 19 [patent_no_of_words] => 3774 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/903/07903456.pdf [firstpage_image] =>[orig_patent_app_number] => 12258682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5463742 [patent_doc_number] => 20090323942 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-31 [patent_title] => 'METHOD FOR PAGE- AND BLOCK BASED SCRAMBLING IN NON-VOLATILE MEMORY' [patent_app_type] => utility [patent_app_number] => 12/251820 [patent_app_country] => US [patent_app_date] => 2008-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 13862 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0323/20090323942.pdf [firstpage_image] =>[orig_patent_app_number] => 12251820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7704038 [patent_doc_number] => 08089801 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-03 [patent_title] => 'Semiconductor memory device and method of forming the same' [patent_app_type] => utility [patent_app_number] => 12/285619 [patent_app_country] => US [patent_app_date] => 2008-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 38 [patent_no_of_words] => 6064 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/089/08089801.pdf [firstpage_image] =>[orig_patent_app_number] => 12285619 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4435844 [patent_doc_number] => 07969765 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-28 [patent_title] => 'Sense amplifier for semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 12/285527 [patent_app_country] => US [patent_app_date] => 2008-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 25 [patent_no_of_words] => 9147 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/969/07969765.pdf [firstpage_image] =>[orig_patent_app_number] => 12285527 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 225900 [patent_doc_number] => 07606088 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-20 [patent_title] => 'Sense amplifier circuit' [patent_app_type] => utility [patent_app_number] => 12/247091 [patent_app_country] => US [patent_app_date] => 2008-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2734 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/606/07606088.pdf [firstpage_image] =>[orig_patent_app_number] => 12247091 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5442855 [patent_doc_number] => 20090094494 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-09 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD OF TESTING SAME' [patent_app_type] => utility [patent_app_number] => 12/245395 [patent_app_country] => US [patent_app_date] => 2008-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 5692 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0094/20090094494.pdf [firstpage_image] =>[orig_patent_app_number] => 12245395 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 35030 [patent_doc_number] => 07791958 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-07 [patent_title] => 'Pseudo differential output buffer, memory chip and memory system' [patent_app_type] => utility [patent_app_number] => 12/243116 [patent_app_country] => US [patent_app_date] => 2008-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 3376 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/791/07791958.pdf [firstpage_image] =>[orig_patent_app_number] => 12243116 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4435866 [patent_doc_number] => 07969771 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-28 [patent_title] => 'Semiconductor device with thermally coupled phase change layers' [patent_app_type] => utility [patent_app_number] => 12/242620 [patent_app_country] => US [patent_app_date] => 2008-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 4666 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/969/07969771.pdf [firstpage_image] =>[orig_patent_app_number] => 12242620 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5463240 [patent_doc_number] => 20090323440 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-31 [patent_title] => 'Data processing device and method of reading trimming data' [patent_app_type] => utility [patent_app_number] => 12/230801 [patent_app_country] => US [patent_app_date] => 2008-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 7480 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0323/20090323440.pdf [firstpage_image] =>[orig_patent_app_number] => 12230801 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4851099 [patent_doc_number] => 20080316841 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-25 [patent_title] => 'MEMORY DEVICE HAVING DATA PATHS WITH MULTIPLE SPEEDS' [patent_app_type] => utility [patent_app_number] => 12/201405 [patent_app_country] => US [patent_app_date] => 2008-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7358 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0316/20080316841.pdf [firstpage_image] =>[orig_patent_app_number] => 12201405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4620433 [patent_doc_number] => 08000157 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-16 [patent_title] => 'RAM macro and timing generating circuit thereof' [patent_app_type] => utility [patent_app_number] => 12/198373 [patent_app_country] => US [patent_app_date] => 2008-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 12129 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/000/08000157.pdf [firstpage_image] =>[orig_patent_app_number] => 12198373 [rel_patent_id] =>[rel_patent_doc_number] =>)