
Ali Naraghi
Examiner (ID: 10218, Phone: (571)270-5720 , Office: P/2896 )
| Most Active Art Unit | 2896 |
| Art Unit(s) | 2817, 2891, 2895, 2896 |
| Total Applications | 1024 |
| Issued Applications | 853 |
| Pending Applications | 81 |
| Abandoned Applications | 117 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15375927
[patent_doc_number] => 10529691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Microelectronics package with self-aligned stacked-die assembly
[patent_app_type] => utility
[patent_app_number] => 15/695579
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10479
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695579 | Microelectronics package with self-aligned stacked-die assembly | Sep 4, 2017 | Issued |
Array
(
[id] => 15375927
[patent_doc_number] => 10529691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Microelectronics package with self-aligned stacked-die assembly
[patent_app_type] => utility
[patent_app_number] => 15/695579
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10479
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695579 | Microelectronics package with self-aligned stacked-die assembly | Sep 4, 2017 | Issued |
Array
(
[id] => 15375927
[patent_doc_number] => 10529691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Microelectronics package with self-aligned stacked-die assembly
[patent_app_type] => utility
[patent_app_number] => 15/695579
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10479
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695579 | Microelectronics package with self-aligned stacked-die assembly | Sep 4, 2017 | Issued |
Array
(
[id] => 15375927
[patent_doc_number] => 10529691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Microelectronics package with self-aligned stacked-die assembly
[patent_app_type] => utility
[patent_app_number] => 15/695579
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10479
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695579 | Microelectronics package with self-aligned stacked-die assembly | Sep 4, 2017 | Issued |
Array
(
[id] => 15375927
[patent_doc_number] => 10529691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Microelectronics package with self-aligned stacked-die assembly
[patent_app_type] => utility
[patent_app_number] => 15/695579
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10479
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695579 | Microelectronics package with self-aligned stacked-die assembly | Sep 4, 2017 | Issued |
Array
(
[id] => 15375927
[patent_doc_number] => 10529691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Microelectronics package with self-aligned stacked-die assembly
[patent_app_type] => utility
[patent_app_number] => 15/695579
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10479
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695579 | Microelectronics package with self-aligned stacked-die assembly | Sep 4, 2017 | Issued |
Array
(
[id] => 14024603
[patent_doc_number] => 20190074295
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-07
[patent_title] => Ferroelectric Memory Cell for an Integrated Circuit
[patent_app_type] => utility
[patent_app_number] => 15/695533
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5469
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695533
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695533 | Ferroelectric memory cell for an integrated circuit | Sep 4, 2017 | Issued |
Array
(
[id] => 15375927
[patent_doc_number] => 10529691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Microelectronics package with self-aligned stacked-die assembly
[patent_app_type] => utility
[patent_app_number] => 15/695579
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10479
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695579 | Microelectronics package with self-aligned stacked-die assembly | Sep 4, 2017 | Issued |
Array
(
[id] => 15375927
[patent_doc_number] => 10529691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Microelectronics package with self-aligned stacked-die assembly
[patent_app_type] => utility
[patent_app_number] => 15/695579
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10479
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695579 | Microelectronics package with self-aligned stacked-die assembly | Sep 4, 2017 | Issued |
Array
(
[id] => 15375927
[patent_doc_number] => 10529691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Microelectronics package with self-aligned stacked-die assembly
[patent_app_type] => utility
[patent_app_number] => 15/695579
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10479
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695579 | Microelectronics package with self-aligned stacked-die assembly | Sep 4, 2017 | Issued |
Array
(
[id] => 15375927
[patent_doc_number] => 10529691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Microelectronics package with self-aligned stacked-die assembly
[patent_app_type] => utility
[patent_app_number] => 15/695579
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10479
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695579 | Microelectronics package with self-aligned stacked-die assembly | Sep 4, 2017 | Issued |
Array
(
[id] => 15375927
[patent_doc_number] => 10529691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Microelectronics package with self-aligned stacked-die assembly
[patent_app_type] => utility
[patent_app_number] => 15/695579
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10479
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695579 | Microelectronics package with self-aligned stacked-die assembly | Sep 4, 2017 | Issued |
Array
(
[id] => 15375927
[patent_doc_number] => 10529691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Microelectronics package with self-aligned stacked-die assembly
[patent_app_type] => utility
[patent_app_number] => 15/695579
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10479
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695579 | Microelectronics package with self-aligned stacked-die assembly | Sep 4, 2017 | Issued |
Array
(
[id] => 15375927
[patent_doc_number] => 10529691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Microelectronics package with self-aligned stacked-die assembly
[patent_app_type] => utility
[patent_app_number] => 15/695579
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10479
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695579 | Microelectronics package with self-aligned stacked-die assembly | Sep 4, 2017 | Issued |
Array
(
[id] => 15375927
[patent_doc_number] => 10529691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Microelectronics package with self-aligned stacked-die assembly
[patent_app_type] => utility
[patent_app_number] => 15/695579
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 10479
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695579 | Microelectronics package with self-aligned stacked-die assembly | Sep 4, 2017 | Issued |
Array
(
[id] => 13709303
[patent_doc_number] => 20170365606
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-21
[patent_title] => STRUCTURE AND METHOD TO PREVENT EPI SHORT BETWEEN TRENCHES IN FINFET EDRAM
[patent_app_type] => utility
[patent_app_number] => 15/691182
[patent_app_country] => US
[patent_app_date] => 2017-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11206
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15691182
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/691182 | Structure and method to prevent EPI short between trenches in FinFET eDRAM | Aug 29, 2017 | Issued |
Array
(
[id] => 13799567
[patent_doc_number] => 20190013322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-10
[patent_title] => MEMORY STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/677033
[patent_app_country] => US
[patent_app_date] => 2017-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4470
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15677033
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/677033 | Memory structure and manufacturing method thereof | Aug 14, 2017 | Issued |
Array
(
[id] => 13019169
[patent_doc_number] => 10032702
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-24
[patent_title] => Package structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/677038
[patent_app_country] => US
[patent_app_date] => 2017-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 3767
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15677038
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/677038 | Package structure and manufacturing method thereof | Aug 14, 2017 | Issued |
Array
(
[id] => 16819780
[patent_doc_number] => 11004617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Method for manufacturing organic-inorganic hybrid solar cell
[patent_app_type] => utility
[patent_app_number] => 16/319238
[patent_app_country] => US
[patent_app_date] => 2017-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 6300
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16319238
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/319238 | Method for manufacturing organic-inorganic hybrid solar cell | Jul 27, 2017 | Issued |
Array
(
[id] => 13667921
[patent_doc_number] => 10164143
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-25
[patent_title] => Optoelectronic semiconductor chip and method for producing optoelectronic semiconductor chips
[patent_app_type] => utility
[patent_app_number] => 15/661614
[patent_app_country] => US
[patent_app_date] => 2017-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 3977
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15661614
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/661614 | Optoelectronic semiconductor chip and method for producing optoelectronic semiconductor chips | Jul 26, 2017 | Issued |