
Ali Naraghi
Examiner (ID: 7292, Phone: (571)270-5720 , Office: P/2896 )
| Most Active Art Unit | 2896 |
| Art Unit(s) | 2895, 2891, 2817, 2896 |
| Total Applications | 1025 |
| Issued Applications | 857 |
| Pending Applications | 81 |
| Abandoned Applications | 118 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18008845
[patent_doc_number] => 20220367612
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-17
[patent_title] => SEMICONDUCTOR DEVICE HAVING NANOSHEET TRANSISTOR AND METHODS OF FABRICATION THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/875221
[patent_app_country] => US
[patent_app_date] => 2022-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10269
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17875221
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/875221 | SEMICONDUCTOR DEVICE HAVING NANOSHEET TRANSISTOR AND METHODS OF FABRICATION THEREOF | Jul 26, 2022 | Pending |
Array
(
[id] => 18008938
[patent_doc_number] => 20220367705
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-17
[patent_title] => BACKSIDE CONTACT
[patent_app_type] => utility
[patent_app_number] => 17/874525
[patent_app_country] => US
[patent_app_date] => 2022-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10558
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17874525
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/874525 | BACKSIDE CONTACT | Jul 26, 2022 | Pending |
Array
(
[id] => 18008792
[patent_doc_number] => 20220367559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-17
[patent_title] => METHOD FOR FORMING IMAGE SENSOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/873845
[patent_app_country] => US
[patent_app_date] => 2022-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7044
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17873845
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/873845 | METHOD FOR FORMING IMAGE SENSOR DEVICES | Jul 25, 2022 | Pending |
Array
(
[id] => 17993638
[patent_doc_number] => 20220359675
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => Source/Drain Via Having Reduced Resistance
[patent_app_type] => utility
[patent_app_number] => 17/872160
[patent_app_country] => US
[patent_app_date] => 2022-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10671
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17872160
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/872160 | Source/Drain Via Having Reduced Resistance | Jul 24, 2022 | Pending |
Array
(
[id] => 17993622
[patent_doc_number] => 20220359659
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => Semiconductor Device With Facet S/D Feature And Methods Of Forming The Same
[patent_app_type] => utility
[patent_app_number] => 17/872439
[patent_app_country] => US
[patent_app_date] => 2022-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7654
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17872439
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/872439 | Semiconductor Device With Facet S/D Feature And Methods Of Forming The Same | Jul 24, 2022 | Pending |
Array
(
[id] => 17993561
[patent_doc_number] => 20220359598
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => IMAGE SENSOR GRID AND METHOD OF FABRICATION OF SAME
[patent_app_type] => utility
[patent_app_number] => 17/871890
[patent_app_country] => US
[patent_app_date] => 2022-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7582
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17871890
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/871890 | IMAGE SENSOR GRID AND METHOD OF FABRICATION OF SAME | Jul 21, 2022 | Pending |
Array
(
[id] => 18008716
[patent_doc_number] => 20220367483
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-17
[patent_title] => SEMICONDUCTOR DEVICE HAVING AN OFFSET SOURCE/DRAIN FEATURE AND METHOD OF FABRICATING THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/869480
[patent_app_country] => US
[patent_app_date] => 2022-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9077
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17869480
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/869480 | SEMICONDUCTOR DEVICE HAVING AN OFFSET SOURCE/DRAIN FEATURE AND METHOD OF FABRICATING THEREOF | Jul 19, 2022 | Pending |
Array
(
[id] => 17990536
[patent_doc_number] => 20220356573
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => ATOMIC LAYER DEPOSITION TOOL AND METHOD
[patent_app_type] => utility
[patent_app_number] => 17/813876
[patent_app_country] => US
[patent_app_date] => 2022-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6646
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17813876
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/813876 | ATOMIC LAYER DEPOSITION TOOL AND METHOD | Jul 19, 2022 | Pending |
Array
(
[id] => 17993672
[patent_doc_number] => 20220359709
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => Processes for Removing Spikes from Gates
[patent_app_type] => utility
[patent_app_number] => 17/813839
[patent_app_country] => US
[patent_app_date] => 2022-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8348
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17813839
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/813839 | Processes for Removing Spikes from Gates | Jul 19, 2022 | Pending |
Array
(
[id] => 18008779
[patent_doc_number] => 20220367546
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-17
[patent_title] => PHOTODETECTOR USING A BURIED GATE ELECTRODE FOR A TRANSFER TRANSISTOR AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/867783
[patent_app_country] => US
[patent_app_date] => 2022-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11085
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17867783
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/867783 | PHOTODETECTOR USING A BURIED GATE ELECTRODE FOR A TRANSFER TRANSISTOR AND METHODS OF MANUFACTURING THE SAME | Jul 18, 2022 | Pending |
Array
(
[id] => 18221677
[patent_doc_number] => 20230060671
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => ON-DIE TEMPERATURE CONTROL FOR SEMICONDUCTOR DIE ASSEMBLIES AND ASSOCIATED SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 17/865264
[patent_app_country] => US
[patent_app_date] => 2022-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7155
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17865264
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/865264 | ON-DIE TEMPERATURE CONTROL FOR SEMICONDUCTOR DIE ASSEMBLIES AND ASSOCIATED SYSTEMS AND METHODS | Jul 13, 2022 | Pending |
Array
(
[id] => 17964045
[patent_doc_number] => 20220344626
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => Display Device
[patent_app_type] => utility
[patent_app_number] => 17/861918
[patent_app_country] => US
[patent_app_date] => 2022-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9619
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 302
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17861918
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/861918 | Display device | Jul 10, 2022 | Issued |
Array
(
[id] => 17949376
[patent_doc_number] => 20220336395
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => PACKAGE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/853960
[patent_app_country] => US
[patent_app_date] => 2022-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7276
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17853960
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/853960 | Package and manufacturing method thereof | Jun 29, 2022 | Issued |
Array
(
[id] => 17933412
[patent_doc_number] => 20220328538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => EPITAXIAL SEMICONDUCTOR LINER FOR ENHANCING UNIFORMITY OF A CHARGED LAYER IN A DEEP TRENCH AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/853096
[patent_app_country] => US
[patent_app_date] => 2022-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9909
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17853096
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/853096 | EPITAXIAL SEMICONDUCTOR LINER FOR ENHANCING UNIFORMITY OF A CHARGED LAYER IN A DEEP TRENCH AND METHODS OF FORMING THE SAME | Jun 28, 2022 | Pending |
Array
(
[id] => 17933412
[patent_doc_number] => 20220328538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => EPITAXIAL SEMICONDUCTOR LINER FOR ENHANCING UNIFORMITY OF A CHARGED LAYER IN A DEEP TRENCH AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/853096
[patent_app_country] => US
[patent_app_date] => 2022-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9909
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17853096
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/853096 | EPITAXIAL SEMICONDUCTOR LINER FOR ENHANCING UNIFORMITY OF A CHARGED LAYER IN A DEEP TRENCH AND METHODS OF FORMING THE SAME | Jun 28, 2022 | Pending |
Array
(
[id] => 17933412
[patent_doc_number] => 20220328538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => EPITAXIAL SEMICONDUCTOR LINER FOR ENHANCING UNIFORMITY OF A CHARGED LAYER IN A DEEP TRENCH AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/853096
[patent_app_country] => US
[patent_app_date] => 2022-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9909
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17853096
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/853096 | EPITAXIAL SEMICONDUCTOR LINER FOR ENHANCING UNIFORMITY OF A CHARGED LAYER IN A DEEP TRENCH AND METHODS OF FORMING THE SAME | Jun 28, 2022 | Pending |
Array
(
[id] => 20204059
[patent_doc_number] => 12406842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-02
[patent_title] => Substrate processing apparatus and method of producing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/844333
[patent_app_country] => US
[patent_app_date] => 2022-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 0
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17844333
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/844333 | Substrate processing apparatus and method of producing semiconductor device | Jun 19, 2022 | Issued |
Array
(
[id] => 17886782
[patent_doc_number] => 20220302260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => SOURCE/DRAIN EPI STRUCTURE FOR DEVICE BOOST
[patent_app_type] => utility
[patent_app_number] => 17/833094
[patent_app_country] => US
[patent_app_date] => 2022-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10877
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17833094
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/833094 | SOURCE/DRAIN EPI STRUCTURE FOR DEVICE BOOST | Jun 5, 2022 | Pending |
Array
(
[id] => 17963886
[patent_doc_number] => 20220344467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => 4H-SIC MOSFET DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/741310
[patent_app_country] => US
[patent_app_date] => 2022-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4821
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17741310
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/741310 | 4H-SIC MOSFET DEVICE AND MANUFACTURING METHOD THEREOF | May 9, 2022 | Pending |
Array
(
[id] => 17811010
[patent_doc_number] => 20220262845
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => LENS STRUCTURE CONFIGURED TO INCREASE QUANTUM EFFICIENCY OF IMAGE SENSOR
[patent_app_type] => utility
[patent_app_number] => 17/735399
[patent_app_country] => US
[patent_app_date] => 2022-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6905
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17735399
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/735399 | LENS STRUCTURE CONFIGURED TO INCREASE QUANTUM EFFICIENCY OF IMAGE SENSOR | May 2, 2022 | Pending |