Alicia Ann Chevalier

Array ( [id] => 3702146 [patent_doc_number] => 05664205 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-02 [patent_title] => 'Power management control technique for timer tick activity within an interrupt driven computer system' [patent_app_type] => 1 [patent_app_number] => 8/700129 [patent_app_country] => US [patent_app_date] => 1996-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 3590 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/664/05664205.pdf [firstpage_image] =>[orig_patent_app_number] => 700129 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3716207 [patent_doc_number] => 05675747 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-07 [patent_title] => 'Data transmission system with erroneous connection indicator' [patent_app_type] => 1 [patent_app_number] => 8/699691 [patent_app_country] => US [patent_app_date] => 1996-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2523 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/675/05675747.pdf [firstpage_image] =>[orig_patent_app_number] => 699691 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3734108 [patent_doc_number] => 05682485 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-28 [patent_title] => 'Deadlock avoidance for switched interconnect bus systems' [patent_app_type] => 1 [patent_app_number] => 8/692988 [patent_app_country] => US [patent_app_date] => 1996-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3828 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/682/05682485.pdf [firstpage_image] =>[orig_patent_app_number] => 692988 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3672737 [patent_doc_number] => 05649121 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-15 [patent_title] => 'Method and apparatus for providing a remotely located outrigger card electrically coupled to a control card' [patent_app_type] => 1 [patent_app_number] => 8/674614 [patent_app_country] => US [patent_app_date] => 1996-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 4257 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 290 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/649/05649121.pdf [firstpage_image] =>[orig_patent_app_number] => 674614 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3674112 [patent_doc_number] => 05649213 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-15 [patent_title] => 'Method and apparatus for reducing power consumption in a computer system' [patent_app_type] => 1 [patent_app_number] => 8/636010 [patent_app_country] => US [patent_app_date] => 1996-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5664 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/649/05649213.pdf [firstpage_image] =>[orig_patent_app_number] => 636010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3709111 [patent_doc_number] => 05619707 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Video subsystem power management apparatus and method' [patent_app_type] => 1 [patent_app_number] => 8/630540 [patent_app_country] => US [patent_app_date] => 1996-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4650 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/619/05619707.pdf [firstpage_image] =>[orig_patent_app_number] => 630540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3744987 [patent_doc_number] => 05694555 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-02 [patent_title] => 'Method and apparatus for exchanging data, status, and commands over an hierarchical serial bus assembly using communication packets' [patent_app_type] => 1 [patent_app_number] => 8/619863 [patent_app_country] => US [patent_app_date] => 1996-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 40 [patent_no_of_words] => 8446 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 296 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/694/05694555.pdf [firstpage_image] =>[orig_patent_app_number] => 619863 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3660791 [patent_doc_number] => 05630148 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'Dynamic processor performance and power management in a computer system' [patent_app_type] => 1 [patent_app_number] => 8/613778 [patent_app_country] => US [patent_app_date] => 1996-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3639 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/630/05630148.pdf [firstpage_image] =>[orig_patent_app_number] => 613778 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3744167 [patent_doc_number] => 05666540 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-09 [patent_title] => 'Information processing system' [patent_app_type] => 1 [patent_app_number] => 8/600322 [patent_app_country] => US [patent_app_date] => 1996-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 22 [patent_no_of_words] => 10106 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/666/05666540.pdf [firstpage_image] =>[orig_patent_app_number] => 600322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3738219 [patent_doc_number] => 05652845 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-29 [patent_title] => 'Display apparatus' [patent_app_type] => 1 [patent_app_number] => 8/598903 [patent_app_country] => US [patent_app_date] => 1996-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5761 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/652/05652845.pdf [firstpage_image] =>[orig_patent_app_number] => 598903 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3595377 [patent_doc_number] => 05585740 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-17 [patent_title] => 'CMOS low output voltage bus driver with controlled clamps' [patent_app_type] => 1 [patent_app_number] => 8/597475 [patent_app_country] => US [patent_app_date] => 1996-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3415 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 456 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/585/05585740.pdf [firstpage_image] =>[orig_patent_app_number] => 597475 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3635257 [patent_doc_number] => 05613075 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-18 [patent_title] => 'Method and apparatus for providing deterministic read access to main memory in a computer system' [patent_app_type] => 1 [patent_app_number] => 8/585598 [patent_app_country] => US [patent_app_date] => 1996-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6180 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 319 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/613/05613075.pdf [firstpage_image] =>[orig_patent_app_number] => 585598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3730446 [patent_doc_number] => 05617546 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-01 [patent_title] => 'Data bus architecture compatible with 32-bit and 64-bit processors' [patent_app_type] => 1 [patent_app_number] => 8/584705 [patent_app_country] => US [patent_app_date] => 1996-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 3065 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/617/05617546.pdf [firstpage_image] =>[orig_patent_app_number] => 584705 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3674098 [patent_doc_number] => 05649212 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-15 [patent_title] => 'Information processing system having a floppy disk drive with disk protection during a resume mode' [patent_app_type] => 1 [patent_app_number] => 8/584994 [patent_app_country] => US [patent_app_date] => 1996-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 22 [patent_no_of_words] => 10053 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/649/05649212.pdf [firstpage_image] =>[orig_patent_app_number] => 584994 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3642641 [patent_doc_number] => 05687379 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-11 [patent_title] => 'Method and apparatus for preventing unauthorized access to peripheral devices' [patent_app_type] => 1 [patent_app_number] => 8/583277 [patent_app_country] => US [patent_app_date] => 1996-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 22 [patent_no_of_words] => 13279 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/687/05687379.pdf [firstpage_image] =>[orig_patent_app_number] => 583277 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3647546 [patent_doc_number] => 05611054 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-11 [patent_title] => 'Method and apparatus for decoding and recoding of addresses' [patent_app_type] => 1 [patent_app_number] => 8/567405 [patent_app_country] => US [patent_app_date] => 1995-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 5912 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 28 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/611/05611054.pdf [firstpage_image] =>[orig_patent_app_number] => 567405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3741741 [patent_doc_number] => 05671387 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-23 [patent_title] => 'Method of automatically assigning device addresses to devices communicating over a common data bus' [patent_app_type] => 1 [patent_app_number] => 8/554680 [patent_app_country] => US [patent_app_date] => 1995-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 33 [patent_no_of_words] => 13558 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/671/05671387.pdf [firstpage_image] =>[orig_patent_app_number] => 554680 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3641878 [patent_doc_number] => 05687326 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-11 [patent_title] => 'Methods and apparatus for implementing a high speed serial link and serial data bus' [patent_app_type] => 1 [patent_app_number] => 8/545881 [patent_app_country] => US [patent_app_date] => 1995-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 7833 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/687/05687326.pdf [firstpage_image] =>[orig_patent_app_number] => 545881 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3695976 [patent_doc_number] => 05634130 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-27 [patent_title] => 'Method and apparatus for spurious interrupt detection in a data processing system' [patent_app_type] => 1 [patent_app_number] => 8/543764 [patent_app_country] => US [patent_app_date] => 1995-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4282 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/634/05634130.pdf [firstpage_image] =>[orig_patent_app_number] => 543764 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3701628 [patent_doc_number] => 05604871 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-18 [patent_title] => 'Modular host local expansion upgrade' [patent_app_type] => 1 [patent_app_number] => 8/540975 [patent_app_country] => US [patent_app_date] => 1995-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 3281 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/604/05604871.pdf [firstpage_image] =>[orig_patent_app_number] => 540975 [rel_patent_id] =>[rel_patent_doc_number] =>)