| Application number | Title of the application | Filing Date | Status |
|---|
| 08/517561 | INFORMATION PROCESSING SYSTEM CAPABLE OF QUICKLY PROCESSING A PARAMETER AND A COMMAND NECESSARY FOR DRAWING PROCESSING | Aug 20, 1995 | Abandoned |
Array
(
[id] => 3676555
[patent_doc_number] => 05598538
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-01-28
[patent_title] => 'SCSI multiplexer for coupling a computer local bus to a shared peripheral global bus'
[patent_app_type] => 1
[patent_app_number] => 8/489575
[patent_app_country] => US
[patent_app_date] => 1995-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 2698
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/598/05598538.pdf
[firstpage_image] =>[orig_patent_app_number] => 489575
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/489575 | SCSI multiplexer for coupling a computer local bus to a shared peripheral global bus | Jun 11, 1995 | Issued |
| 08/469704 | SYSTEM AND METHOD FOR SELECTIVELY AND CONTEMPORANEOUSLY MONITORING PROCESSES IN A MULTIPROCESSING SERVER | Jun 5, 1995 | Abandoned |
Array
(
[id] => 3744392
[patent_doc_number] => 05636376
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-06-03
[patent_title] => 'System and method for selectively and contemporaneously monitoring processes in a multiprocessing server'
[patent_app_type] => 1
[patent_app_number] => 8/457930
[patent_app_country] => US
[patent_app_date] => 1995-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 3741
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 328
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/636/05636376.pdf
[firstpage_image] =>[orig_patent_app_number] => 457930
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/457930 | System and method for selectively and contemporaneously monitoring processes in a multiprocessing server | May 31, 1995 | Issued |
Array
(
[id] => 3638273
[patent_doc_number] => 05608884
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-03-04
[patent_title] => 'Commonly housed multiple processor type computing system and method of manufacturing the same'
[patent_app_type] => 1
[patent_app_number] => 8/443274
[patent_app_country] => US
[patent_app_date] => 1995-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 5346
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/608/05608884.pdf
[firstpage_image] =>[orig_patent_app_number] => 443274
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/443274 | Commonly housed multiple processor type computing system and method of manufacturing the same | May 16, 1995 | Issued |
Array
(
[id] => 3708355
[patent_doc_number] => 05619658
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-04-08
[patent_title] => 'Method and apparatus for trapping unimplemented operations in input/output devices'
[patent_app_type] => 1
[patent_app_number] => 8/441082
[patent_app_country] => US
[patent_app_date] => 1995-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 7981
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/619/05619658.pdf
[firstpage_image] =>[orig_patent_app_number] => 441082
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/441082 | Method and apparatus for trapping unimplemented operations in input/output devices | May 14, 1995 | Issued |
Array
(
[id] => 3668005
[patent_doc_number] => 05623674
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-04-22
[patent_title] => 'Method for determining steerable interrupt request lines used by PCMCIA controllers'
[patent_app_type] => 1
[patent_app_number] => 8/437285
[patent_app_country] => US
[patent_app_date] => 1995-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 8199
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/623/05623674.pdf
[firstpage_image] =>[orig_patent_app_number] => 437285
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/437285 | Method for determining steerable interrupt request lines used by PCMCIA controllers | May 7, 1995 | Issued |
| 08/433571 | DATA TRANSMISSION SYSTEM WITH ERRONEOUS CONNECTION INDICATOR | May 2, 1995 | Abandoned |
| 08/434182 | DYNAMIC HIERARCHICAL ARBITRATION OF COMPUTER RESOURCE ACCESS REQUESTS | May 2, 1995 | Abandoned |
Array
(
[id] => 3694208
[patent_doc_number] => 05634013
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-05-27
[patent_title] => 'Bus bridge address translator'
[patent_app_type] => 1
[patent_app_number] => 8/434183
[patent_app_country] => US
[patent_app_date] => 1995-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 8595
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/634/05634013.pdf
[firstpage_image] =>[orig_patent_app_number] => 434183
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/434183 | Bus bridge address translator | May 2, 1995 | Issued |
Array
(
[id] => 3670666
[patent_doc_number] => 05659757
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-08-19
[patent_title] => 'Method and system for lock instrumentation in a data processing system'
[patent_app_type] => 1
[patent_app_number] => 8/430078
[patent_app_country] => US
[patent_app_date] => 1995-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1986
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/659/05659757.pdf
[firstpage_image] =>[orig_patent_app_number] => 430078
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/430078 | Method and system for lock instrumentation in a data processing system | Apr 26, 1995 | Issued |
Array
(
[id] => 3707747
[patent_doc_number] => 05596729
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-01-21
[patent_title] => 'First arbiter coupled to a first bus receiving requests from devices coupled to a second bus and controlled by a second arbiter on said second bus'
[patent_app_type] => 1
[patent_app_number] => 8/398366
[patent_app_country] => US
[patent_app_date] => 1995-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 28
[patent_no_of_words] => 33387
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 445
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/596/05596729.pdf
[firstpage_image] =>[orig_patent_app_number] => 398366
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/398366 | First arbiter coupled to a first bus receiving requests from devices coupled to a second bus and controlled by a second arbiter on said second bus | Mar 2, 1995 | Issued |
| 08/390969 | HIGHLY PIPELINED BUS ARCHITECTURE | Feb 20, 1995 | Abandoned |
Array
(
[id] => 3525218
[patent_doc_number] => 05564114
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-08
[patent_title] => 'Method and an arrangement for handshaking on a bus to transfer information between devices in a computer system'
[patent_app_type] => 1
[patent_app_number] => 8/369968
[patent_app_country] => US
[patent_app_date] => 1995-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 4231
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/564/05564114.pdf
[firstpage_image] =>[orig_patent_app_number] => 369968
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/369968 | Method and an arrangement for handshaking on a bus to transfer information between devices in a computer system | Jan 8, 1995 | Issued |
| 08/366872 | WIDE SCSI BUS CONTROLLER WITH BUFFERED ACKNOWLEDGE SIGNAL | Dec 29, 1994 | Abandoned |
Array
(
[id] => 3616711
[patent_doc_number] => 05579512
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-11-26
[patent_title] => 'Systempro emulation in a symmetric multiprocessing computer system'
[patent_app_type] => 1
[patent_app_number] => 8/366466
[patent_app_country] => US
[patent_app_date] => 1994-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7319
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/579/05579512.pdf
[firstpage_image] =>[orig_patent_app_number] => 366466
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/366466 | Systempro emulation in a symmetric multiprocessing computer system | Dec 29, 1994 | Issued |
| 08/359287 | HEURISTIC BUS ACCESS ARBITER | Dec 18, 1994 | Abandoned |
Array
(
[id] => 3556678
[patent_doc_number] => 05555414
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-09-10
[patent_title] => 'Multiprocessing system including gating of host I/O and external enablement to guest enablement at polling intervals'
[patent_app_type] => 1
[patent_app_number] => 8/355566
[patent_app_country] => US
[patent_app_date] => 1994-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4292
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/555/05555414.pdf
[firstpage_image] =>[orig_patent_app_number] => 355566
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/355566 | Multiprocessing system including gating of host I/O and external enablement to guest enablement at polling intervals | Dec 13, 1994 | Issued |
Array
(
[id] => 3544129
[patent_doc_number] => 05583999
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-12-10
[patent_title] => 'Bus arbiter and bus arbitrating method'
[patent_app_type] => 1
[patent_app_number] => 8/354169
[patent_app_country] => US
[patent_app_date] => 1994-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 8684
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/583/05583999.pdf
[firstpage_image] =>[orig_patent_app_number] => 354169
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/354169 | Bus arbiter and bus arbitrating method | Dec 7, 1994 | Issued |
Array
(
[id] => 3671322
[patent_doc_number] => 05659801
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-08-19
[patent_title] => 'Method and apparatus for replacing resident peripheral device control microcode by download via an application program'
[patent_app_type] => 1
[patent_app_number] => 8/350555
[patent_app_country] => US
[patent_app_date] => 1994-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6841
[patent_no_of_claims] => 54
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/659/05659801.pdf
[firstpage_image] =>[orig_patent_app_number] => 350555
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/350555 | Method and apparatus for replacing resident peripheral device control microcode by download via an application program | Dec 6, 1994 | Issued |