Alicia Ann Chevalier

Array ( [id] => 3659781 [patent_doc_number] => 05630082 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'Apparatus and method for instruction queue scanning' [patent_app_type] => 1 [patent_app_number] => 8/292649 [patent_app_country] => US [patent_app_date] => 1994-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 57 [patent_figures_cnt] => 58 [patent_no_of_words] => 11726 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/630/05630082.pdf [firstpage_image] =>[orig_patent_app_number] => 292649 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3531923 [patent_doc_number] => 05530813 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-25 [patent_title] => 'Field-programmable electronic crossbar system and method for using same' [patent_app_type] => 1 [patent_app_number] => 8/285916 [patent_app_country] => US [patent_app_date] => 1994-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 8942 [patent_no_of_claims] => 63 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/530/05530813.pdf [firstpage_image] =>[orig_patent_app_number] => 285916 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3604321 [patent_doc_number] => 05586333 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-17 [patent_title] => 'Method and control apparatus for generating power management signal of computer peripheral equipment in a computer system' [patent_app_type] => 1 [patent_app_number] => 8/283759 [patent_app_country] => US [patent_app_date] => 1994-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 11720 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/586/05586333.pdf [firstpage_image] =>[orig_patent_app_number] => 283759 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3511171 [patent_doc_number] => 05533201 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-02 [patent_title] => 'Method and apparatus for simultaneous interconnection of multiple requestors to multiple memories' [patent_app_type] => 1 [patent_app_number] => 8/283975 [patent_app_country] => US [patent_app_date] => 1994-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 5528 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/533/05533201.pdf [firstpage_image] =>[orig_patent_app_number] => 283975 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3701617 [patent_doc_number] => 05604870 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-18 [patent_title] => 'UART emulator card' [patent_app_type] => 1 [patent_app_number] => 8/283365 [patent_app_country] => US [patent_app_date] => 1994-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6408 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/604/05604870.pdf [firstpage_image] =>[orig_patent_app_number] => 283365 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3667991 [patent_doc_number] => 05623673 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-22 [patent_title] => 'System management mode and in-circuit emulation memory mapping and locking method' [patent_app_type] => 1 [patent_app_number] => 8/279474 [patent_app_country] => US [patent_app_date] => 1994-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5283 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 271 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/623/05623673.pdf [firstpage_image] =>[orig_patent_app_number] => 279474 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3583127 [patent_doc_number] => 05539734 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-23 [patent_title] => 'Method of maintaining PVC status packetized communication system' [patent_app_type] => 1 [patent_app_number] => 8/278492 [patent_app_country] => US [patent_app_date] => 1994-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2309 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/539/05539734.pdf [firstpage_image] =>[orig_patent_app_number] => 278492 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3569511 [patent_doc_number] => 05544330 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-06 [patent_title] => 'Fault tolerant interconnect topology using multiple rings' [patent_app_type] => 1 [patent_app_number] => 8/275005 [patent_app_country] => US [patent_app_date] => 1994-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4837 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/544/05544330.pdf [firstpage_image] =>[orig_patent_app_number] => 275005 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3565904 [patent_doc_number] => 05574867 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-12 [patent_title] => 'Fast first-come first served arbitration method' [patent_app_type] => 1 [patent_app_number] => 8/273027 [patent_app_country] => US [patent_app_date] => 1994-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3065 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/574/05574867.pdf [firstpage_image] =>[orig_patent_app_number] => 273027 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3636314 [patent_doc_number] => 05594906 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Zero power receive detector for serial data interface' [patent_app_type] => 1 [patent_app_number] => 8/271436 [patent_app_country] => US [patent_app_date] => 1994-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 22 [patent_no_of_words] => 10060 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 230 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594906.pdf [firstpage_image] =>[orig_patent_app_number] => 271436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3523871 [patent_doc_number] => 05564023 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'Method for accessing a sequencer control block by a host adapter integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/269463 [patent_app_country] => US [patent_app_date] => 1994-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 14041 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/564/05564023.pdf [firstpage_image] =>[orig_patent_app_number] => 269463 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3616311 [patent_doc_number] => 05579487 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-26 [patent_title] => 'Portable work slate computer with multiple docking positions for interchangeably receiving removable modules' [patent_app_type] => 1 [patent_app_number] => 8/269190 [patent_app_country] => US [patent_app_date] => 1994-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 23 [patent_no_of_words] => 8935 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 277 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/579/05579487.pdf [firstpage_image] =>[orig_patent_app_number] => 269190 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3672748 [patent_doc_number] => 05649122 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-15 [patent_title] => 'Universal asynchronous receiver/transmitter with programmable xon/xoff characters' [patent_app_type] => 1 [patent_app_number] => 8/261637 [patent_app_country] => US [patent_app_date] => 1994-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 6481 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/649/05649122.pdf [firstpage_image] =>[orig_patent_app_number] => 261637 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3507044 [patent_doc_number] => 05537656 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-16 [patent_title] => 'Method and apparatus for a microprocessor to enter and exit a reduced power consumption state' [patent_app_type] => 1 [patent_app_number] => 8/261456 [patent_app_country] => US [patent_app_date] => 1994-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4447 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/537/05537656.pdf [firstpage_image] =>[orig_patent_app_number] => 261456 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3530199 [patent_doc_number] => 05577213 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-19 [patent_title] => 'Multi-device adapter card for computer' [patent_app_type] => 1 [patent_app_number] => 8/253530 [patent_app_country] => US [patent_app_date] => 1994-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 10410 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/577/05577213.pdf [firstpage_image] =>[orig_patent_app_number] => 253530 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3625391 [patent_doc_number] => 05566303 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-15 [patent_title] => 'Microcomputer with multiple CPU\'S on a single chip with provision for testing and emulation of sub CPU\'s' [patent_app_type] => 1 [patent_app_number] => 8/251556 [patent_app_country] => US [patent_app_date] => 1994-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 61 [patent_figures_cnt] => 63 [patent_no_of_words] => 16542 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/566/05566303.pdf [firstpage_image] =>[orig_patent_app_number] => 251556 [rel_patent_id] =>[rel_patent_doc_number] =>)