
Allan R. Wilson
Examiner (ID: 12196, Phone: (571)272-1738 , Office: P/2897 )
| Most Active Art Unit | 2897 |
| Art Unit(s) | 2897, 2503, 3621, 2815 |
| Total Applications | 1911 |
| Issued Applications | 1758 |
| Pending Applications | 18 |
| Abandoned Applications | 144 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7338534
[patent_doc_number] => 20040245596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-09
[patent_title] => 'Semiconductor device having trench isolation'
[patent_app_type] => new
[patent_app_number] => 10/786081
[patent_app_country] => US
[patent_app_date] => 2004-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 7377
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0245/20040245596.pdf
[firstpage_image] =>[orig_patent_app_number] => 10786081
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/786081 | Semiconductor device having trench isolation | Feb 25, 2004 | Abandoned |
Array
(
[id] => 766319
[patent_doc_number] => 07008865
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-07
[patent_title] => 'Method of manufacturing a semiconductor device having a high breakdown voltage and low on-resistance'
[patent_app_type] => utility
[patent_app_number] => 10/784219
[patent_app_country] => US
[patent_app_date] => 2004-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 5629
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/008/07008865.pdf
[firstpage_image] =>[orig_patent_app_number] => 10784219
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/784219 | Method of manufacturing a semiconductor device having a high breakdown voltage and low on-resistance | Feb 23, 2004 | Issued |
Array
(
[id] => 7448233
[patent_doc_number] => 20040164370
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-26
[patent_title] => 'Light-receiving device, method for manufacturing the same, and optoelectronic integrated circuit comprising the same'
[patent_app_type] => new
[patent_app_number] => 10/779741
[patent_app_country] => US
[patent_app_date] => 2004-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8259
[patent_no_of_claims] => 56
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20040164370.pdf
[firstpage_image] =>[orig_patent_app_number] => 10779741
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/779741 | Light-receiving device, method for manufacturing the same, and optoelectronic integrated circuit comprising the same | Feb 17, 2004 | Issued |
Array
(
[id] => 7414413
[patent_doc_number] => 20040159838
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-19
[patent_title] => 'Method of deforming a pattern and semiconductor device formed by utilizing deformed pattern'
[patent_app_type] => new
[patent_app_number] => 10/778038
[patent_app_country] => US
[patent_app_date] => 2004-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 55
[patent_figures_cnt] => 55
[patent_no_of_words] => 18010
[patent_no_of_claims] => 62
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0159/20040159838.pdf
[firstpage_image] =>[orig_patent_app_number] => 10778038
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/778038 | Method of deforming a pattern and semiconductor device formed by utilizing deformed pattern | Feb 16, 2004 | Issued |
Array
(
[id] => 742858
[patent_doc_number] => 07030467
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-04-18
[patent_title] => 'Method of deforming a pattern and semiconductor device formed by utilizing deformed pattern'
[patent_app_type] => utility
[patent_app_number] => 10/778039
[patent_app_country] => US
[patent_app_date] => 2004-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 54
[patent_figures_cnt] => 54
[patent_no_of_words] => 17793
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/030/07030467.pdf
[firstpage_image] =>[orig_patent_app_number] => 10778039
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/778039 | Method of deforming a pattern and semiconductor device formed by utilizing deformed pattern | Feb 16, 2004 | Issued |
Array
(
[id] => 7074877
[patent_doc_number] => 20050148145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-07
[patent_title] => 'Semiconductor memory cell with buried dopant bit lines and salicided polysilicon word lines isolated by an array of blocks'
[patent_app_type] => utility
[patent_app_number] => 10/773522
[patent_app_country] => US
[patent_app_date] => 2004-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3465
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0148/20050148145.pdf
[firstpage_image] =>[orig_patent_app_number] => 10773522
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/773522 | Semiconductor memory cell with buried dopant bit lines and salicided polysilicon word lines isolated by an array of blocks | Feb 5, 2004 | Abandoned |
Array
(
[id] => 613131
[patent_doc_number] => 07148530
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-12-12
[patent_title] => 'Ferroelectric capacitor and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 10/770471
[patent_app_country] => US
[patent_app_date] => 2004-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 6009
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/148/07148530.pdf
[firstpage_image] =>[orig_patent_app_number] => 10770471
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/770471 | Ferroelectric capacitor and method for manufacturing the same | Feb 3, 2004 | Issued |
Array
(
[id] => 774835
[patent_doc_number] => 07002231
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-21
[patent_title] => 'Barrier regions for image sensors'
[patent_app_type] => utility
[patent_app_number] => 10/768652
[patent_app_country] => US
[patent_app_date] => 2004-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 6040
[patent_no_of_claims] => 53
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/002/07002231.pdf
[firstpage_image] =>[orig_patent_app_number] => 10768652
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/768652 | Barrier regions for image sensors | Feb 1, 2004 | Issued |
Array
(
[id] => 7334170
[patent_doc_number] => 20040188807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-30
[patent_title] => 'Sequential mesa avalanche photodiode capable of realizing high sensitization and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/768922
[patent_app_country] => US
[patent_app_date] => 2004-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 15068
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0188/20040188807.pdf
[firstpage_image] =>[orig_patent_app_number] => 10768922
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/768922 | Sequential mesa avalanche photodiode capable of realizing high sensitization and method of manufacturing the same | Jan 29, 2004 | Abandoned |
Array
(
[id] => 7420710
[patent_doc_number] => 20040183097
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-23
[patent_title] => 'Sequential mesa avalanche photodiode capable of realizing high sensitization and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/768928
[patent_app_country] => US
[patent_app_date] => 2004-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 15066
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0183/20040183097.pdf
[firstpage_image] =>[orig_patent_app_number] => 10768928
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/768928 | Sequential mesa avalanche photodiode capable of realizing high sensitization and method of manufacturing the same | Jan 29, 2004 | Abandoned |
Array
(
[id] => 7442624
[patent_doc_number] => 20040185618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-23
[patent_title] => 'Non-volatile semiconductor memory device and its manufacturing method'
[patent_app_type] => new
[patent_app_number] => 10/768238
[patent_app_country] => US
[patent_app_date] => 2004-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 11602
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0185/20040185618.pdf
[firstpage_image] =>[orig_patent_app_number] => 10768238
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/768238 | Non-volatile semiconductor memory device and its manufacturing method | Jan 28, 2004 | Issued |
Array
(
[id] => 691958
[patent_doc_number] => 07075127
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-11
[patent_title] => 'Single-poly 2-transistor based fuse element'
[patent_app_type] => utility
[patent_app_number] => 10/769101
[patent_app_country] => US
[patent_app_date] => 2004-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 2631
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/075/07075127.pdf
[firstpage_image] =>[orig_patent_app_number] => 10769101
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/769101 | Single-poly 2-transistor based fuse element | Jan 28, 2004 | Issued |
Array
(
[id] => 7219735
[patent_doc_number] => 20040155313
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-12
[patent_title] => 'Semiconductor device in which punchthrough is prevented'
[patent_app_type] => new
[patent_app_number] => 10/763551
[patent_app_country] => US
[patent_app_date] => 2004-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3057
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0155/20040155313.pdf
[firstpage_image] =>[orig_patent_app_number] => 10763551
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/763551 | Semiconductor device in which punchthrough is prevented | Jan 22, 2004 | Issued |
Array
(
[id] => 935369
[patent_doc_number] => 06974718
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-12-13
[patent_title] => 'Forming an imager array having improved color response'
[patent_app_type] => utility
[patent_app_number] => 10/762299
[patent_app_country] => US
[patent_app_date] => 2004-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 3572
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/974/06974718.pdf
[firstpage_image] =>[orig_patent_app_number] => 10762299
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/762299 | Forming an imager array having improved color response | Jan 22, 2004 | Issued |
Array
(
[id] => 7143998
[patent_doc_number] => 20040169242
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-02
[patent_title] => 'Pressure detecting device'
[patent_app_type] => new
[patent_app_number] => 10/759122
[patent_app_country] => US
[patent_app_date] => 2004-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 13509
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20040169242.pdf
[firstpage_image] =>[orig_patent_app_number] => 10759122
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/759122 | Pressure detecting device | Jan 19, 2004 | Issued |
Array
(
[id] => 7283600
[patent_doc_number] => 20040144991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-29
[patent_title] => 'Compound semiconductor device and method for fabricating the same'
[patent_app_type] => new
[patent_app_number] => 10/756472
[patent_app_country] => US
[patent_app_date] => 2004-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7764
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0144/20040144991.pdf
[firstpage_image] =>[orig_patent_app_number] => 10756472
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/756472 | Compound semiconductor device | Jan 13, 2004 | Issued |
Array
(
[id] => 7304840
[patent_doc_number] => 20040140479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-22
[patent_title] => 'Compliant substrate for a heteroepitaxial structure and method for making same'
[patent_app_type] => new
[patent_app_number] => 10/753171
[patent_app_country] => US
[patent_app_date] => 2004-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4202
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20040140479.pdf
[firstpage_image] =>[orig_patent_app_number] => 10753171
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/753171 | Compliant substrate for a heteroepitaxial structure and method for making same | Jan 5, 2004 | Abandoned |
Array
(
[id] => 1043676
[patent_doc_number] => 06867109
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-15
[patent_title] => 'Mask set for compensating a misalignment between patterns and method of compensating a misalignment between patterns using the same'
[patent_app_type] => utility
[patent_app_number] => 10/750832
[patent_app_country] => US
[patent_app_date] => 2004-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 4552
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/867/06867109.pdf
[firstpage_image] =>[orig_patent_app_number] => 10750832
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/750832 | Mask set for compensating a misalignment between patterns and method of compensating a misalignment between patterns using the same | Jan 4, 2004 | Issued |
Array
(
[id] => 959008
[patent_doc_number] => 06953954
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-10-11
[patent_title] => 'Plasma oscillation switching device'
[patent_app_type] => utility
[patent_app_number] => 10/745567
[patent_app_country] => US
[patent_app_date] => 2003-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 6952
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/953/06953954.pdf
[firstpage_image] =>[orig_patent_app_number] => 10745567
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/745567 | Plasma oscillation switching device | Dec 28, 2003 | Issued |
Array
(
[id] => 7404613
[patent_doc_number] => 20040262670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-30
[patent_title] => 'Semiconductor device including nonvolatile memory and method for fabricating the same'
[patent_app_type] => new
[patent_app_number] => 10/745477
[patent_app_country] => US
[patent_app_date] => 2003-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 6703
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20040262670.pdf
[firstpage_image] =>[orig_patent_app_number] => 10745477
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/745477 | Semiconductor device including nonvolatile memory | Dec 28, 2003 | Issued |