Allan R. Wilson

Array ( [id] => 1180368 [patent_doc_number] => 06744110 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-01 [patent_title] => 'Thermoelectrically active materials and generators and Peltier arrangements containing them' [patent_app_type] => B2 [patent_app_number] => 10/227792 [patent_app_country] => US [patent_app_date] => 2002-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3279 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/744/06744110.pdf [firstpage_image] =>[orig_patent_app_number] => 10227792 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6781113 [patent_doc_number] => 20030062560 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-03 [patent_title] => 'Quantum tunneling transistor' [patent_app_type] => new [patent_app_number] => 10/227722 [patent_app_country] => US [patent_app_date] => 2002-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2928 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0062/20030062560.pdf [firstpage_image] =>[orig_patent_app_number] => 10227722 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1093995 [patent_doc_number] => 06825564 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-30 [patent_title] => 'Nickel bonding cap over copper metalized bondpads' [patent_app_type] => B2 [patent_app_number] => 10/224771 [patent_app_country] => US [patent_app_date] => 2002-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3435 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/825/06825564.pdf [firstpage_image] =>[orig_patent_app_number] => 10224771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1217951 [patent_doc_number] => 06707091 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-16 [patent_title] => 'Semiconductor device having capacitor' [patent_app_type] => B2 [patent_app_number] => 10/211362 [patent_app_country] => US [patent_app_date] => 2002-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2986 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/707/06707091.pdf [firstpage_image] =>[orig_patent_app_number] => 10211362 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1230064 [patent_doc_number] => 06696762 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-02-24 [patent_title] => 'Bi-level digit line architecture for high density DRAMS' [patent_app_type] => B2 [patent_app_number] => 10/212900 [patent_app_country] => US [patent_app_date] => 2002-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 3401 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/696/06696762.pdf [firstpage_image] =>[orig_patent_app_number] => 10212900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1237213 [patent_doc_number] => 06690069 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-10 [patent_title] => 'Low voltage complement ESD protection structures' [patent_app_type] => B1 [patent_app_number] => 10/210941 [patent_app_country] => US [patent_app_date] => 2002-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2816 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/690/06690069.pdf [firstpage_image] =>[orig_patent_app_number] => 10210941 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7611030 [patent_doc_number] => 06841827 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-01-11 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 10/210181 [patent_app_country] => US [patent_app_date] => 2002-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 26 [patent_no_of_words] => 5856 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/841/06841827.pdf [firstpage_image] =>[orig_patent_app_number] => 10210181 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7963855 [patent_doc_number] => 06680500 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-20 [patent_title] => 'Insulating cap layer and conductive cap layer for semiconductor devices with magnetic material layers' [patent_app_type] => B1 [patent_app_number] => 10/210742 [patent_app_country] => US [patent_app_date] => 2002-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 3359 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/680/06680500.pdf [firstpage_image] =>[orig_patent_app_number] => 10210742 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1130419 [patent_doc_number] => 06787432 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-07 [patent_title] => 'Semiconductor device' [patent_app_type] => B2 [patent_app_number] => 10/207191 [patent_app_country] => US [patent_app_date] => 2002-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2530 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/787/06787432.pdf [firstpage_image] =>[orig_patent_app_number] => 10207191 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6687317 [patent_doc_number] => 20030031040 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-13 [patent_title] => 'Semiconductor storage device having high soft-error immunity' [patent_app_type] => new [patent_app_number] => 10/201921 [patent_app_country] => US [patent_app_date] => 2002-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 7352 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20030031040.pdf [firstpage_image] =>[orig_patent_app_number] => 10201921 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7634362 [patent_doc_number] => 06657258 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-02 [patent_title] => 'Semiconductor device having quasi-SOI structure' [patent_app_type] => B2 [patent_app_number] => 10/201781 [patent_app_country] => US [patent_app_date] => 2002-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 3808 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 12 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/657/06657258.pdf [firstpage_image] =>[orig_patent_app_number] => 10201781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1101594 [patent_doc_number] => 06815265 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-09 [patent_title] => 'Method of fabricating a semiconductor device with a passivation film' [patent_app_type] => B2 [patent_app_number] => 10/202042 [patent_app_country] => US [patent_app_date] => 2002-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 19 [patent_no_of_words] => 2093 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/815/06815265.pdf [firstpage_image] =>[orig_patent_app_number] => 10202042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7348209 [patent_doc_number] => 20040012043 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-22 [patent_title] => 'Novel dielectric stack and method of making same' [patent_app_type] => new [patent_app_number] => 10/197042 [patent_app_country] => US [patent_app_date] => 2002-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4630 [patent_no_of_claims] => 84 [patent_no_of_ind_claims] => 33 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20040012043.pdf [firstpage_image] =>[orig_patent_app_number] => 10197042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1208970 [patent_doc_number] => 06717969 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-06 [patent_title] => 'Semiconductor laser device which includes current confinement structure and trenches formed through current stopping layer down to active layer' [patent_app_type] => B2 [patent_app_number] => 10/195762 [patent_app_country] => US [patent_app_date] => 2002-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 6037 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/717/06717969.pdf [firstpage_image] =>[orig_patent_app_number] => 10195762 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1120805 [patent_doc_number] => 06797998 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-28 [patent_title] => 'Multi-configuration GPU interface device' [patent_app_type] => B2 [patent_app_number] => 10/197071 [patent_app_country] => US [patent_app_date] => 2002-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3083 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/797/06797998.pdf [firstpage_image] =>[orig_patent_app_number] => 10197071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6673075 [patent_doc_number] => 20030058678 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-27 [patent_title] => 'Ferroelectric memory device and method of fabricating the same' [patent_app_type] => new [patent_app_number] => 10/193901 [patent_app_country] => US [patent_app_date] => 2002-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2433 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0058/20030058678.pdf [firstpage_image] =>[orig_patent_app_number] => 10193901 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 659633 [patent_doc_number] => 07105891 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-12 [patent_title] => 'Gate structure and method' [patent_app_type] => utility [patent_app_number] => 10/195271 [patent_app_country] => US [patent_app_date] => 2002-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 3131 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/105/07105891.pdf [firstpage_image] =>[orig_patent_app_number] => 10195271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1288758 [patent_doc_number] => 06639317 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-10-28 [patent_title] => 'Semiconductor device in trench' [patent_app_type] => B2 [patent_app_number] => 10/188871 [patent_app_country] => US [patent_app_date] => 2002-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 17 [patent_no_of_words] => 7327 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/639/06639317.pdf [firstpage_image] =>[orig_patent_app_number] => 10188871 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7357003 [patent_doc_number] => 20040004243 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-08 [patent_title] => 'Programmable memory devices comprising tungsten' [patent_app_type] => new [patent_app_number] => 10/190422 [patent_app_country] => US [patent_app_date] => 2002-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5549 [patent_no_of_claims] => 81 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0004/20040004243.pdf [firstpage_image] =>[orig_patent_app_number] => 10190422 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7357079 [patent_doc_number] => 20040004259 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-08 [patent_title] => 'Scaled mosfet device and its fabricating method' [patent_app_type] => new [patent_app_number] => 10/188051 [patent_app_country] => US [patent_app_date] => 2002-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3945 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 292 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0004/20040004259.pdf [firstpage_image] =>[orig_patent_app_number] => 10188051 [rel_patent_id] =>[rel_patent_doc_number] =>)