
Allan R. Wilson
Examiner (ID: 12196, Phone: (571)272-1738 , Office: P/2897 )
| Most Active Art Unit | 2897 |
| Art Unit(s) | 2897, 2503, 3621, 2815 |
| Total Applications | 1911 |
| Issued Applications | 1758 |
| Pending Applications | 18 |
| Abandoned Applications | 144 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6890136
[patent_doc_number] => 20010007367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-07-12
[patent_title] => 'Semiconductor substrate, semiconductor device, and processes of production of same'
[patent_app_type] => new-utility
[patent_app_number] => 09/756412
[patent_app_country] => US
[patent_app_date] => 2001-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7169
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20010007367.pdf
[firstpage_image] =>[orig_patent_app_number] => 09756412
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/756412 | Semiconductor substrate, semiconductor device, and processes of production of same | Jan 7, 2001 | Issued |
Array
(
[id] => 1547504
[patent_doc_number] => 06445052
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-03
[patent_title] => 'Power lateral diffused MOS transistor'
[patent_app_type] => B1
[patent_app_number] => 09/754353
[patent_app_country] => US
[patent_app_date] => 2001-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 2136
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/445/06445052.pdf
[firstpage_image] =>[orig_patent_app_number] => 09754353
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/754353 | Power lateral diffused MOS transistor | Jan 4, 2001 | Issued |
Array
(
[id] => 5964578
[patent_doc_number] => 20020089025
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-11
[patent_title] => 'Package structure for image IC'
[patent_app_type] => new
[patent_app_number] => 09/754270
[patent_app_country] => US
[patent_app_date] => 2001-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1061
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0089/20020089025.pdf
[firstpage_image] =>[orig_patent_app_number] => 09754270
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/754270 | Package structure for image IC | Jan 4, 2001 | Abandoned |
Array
(
[id] => 6876103
[patent_doc_number] => 20010006256
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-07-05
[patent_title] => 'Semiconductor device'
[patent_app_type] => new-utility
[patent_app_number] => 09/755862
[patent_app_country] => US
[patent_app_date] => 2001-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2989
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20010006256.pdf
[firstpage_image] =>[orig_patent_app_number] => 09755862
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/755862 | Semiconductor capacitor device | Jan 4, 2001 | Issued |
Array
(
[id] => 5798577
[patent_doc_number] => 20020008294
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-01-24
[patent_title] => 'Semiconductor device and method for manufacturing same'
[patent_app_type] => new
[patent_app_number] => 09/749901
[patent_app_country] => US
[patent_app_date] => 2000-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3393
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0008/20020008294.pdf
[firstpage_image] =>[orig_patent_app_number] => 09749901
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/749901 | Semiconductor device and method for manufacturing same | Dec 28, 2000 | Abandoned |
Array
(
[id] => 1428011
[patent_doc_number] => 06504195
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-01-07
[patent_title] => 'Alternate method for photodiode formation in CMOS image sensors'
[patent_app_type] => B2
[patent_app_number] => 09/750941
[patent_app_country] => US
[patent_app_date] => 2000-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 2822
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/504/06504195.pdf
[firstpage_image] =>[orig_patent_app_number] => 09750941
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/750941 | Alternate method for photodiode formation in CMOS image sensors | Dec 28, 2000 | Issued |
Array
(
[id] => 1421427
[patent_doc_number] => 06509621
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-01-21
[patent_title] => 'Magnetic random access memory capable of writing information with reduced electric current'
[patent_app_type] => B2
[patent_app_number] => 09/749464
[patent_app_country] => US
[patent_app_date] => 2000-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 33
[patent_no_of_words] => 7333
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/509/06509621.pdf
[firstpage_image] =>[orig_patent_app_number] => 09749464
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/749464 | Magnetic random access memory capable of writing information with reduced electric current | Dec 27, 2000 | Issued |
Array
(
[id] => 6572248
[patent_doc_number] => 20020084530
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-04
[patent_title] => 'Conductive lines with reduced pitch'
[patent_app_type] => new
[patent_app_number] => 09/751492
[patent_app_country] => US
[patent_app_date] => 2000-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 1286
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0084/20020084530.pdf
[firstpage_image] =>[orig_patent_app_number] => 09751492
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/751492 | Conductive lines with reduced pitch | Dec 27, 2000 | Issued |
Array
(
[id] => 6959564
[patent_doc_number] => 20010011750
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-09
[patent_title] => 'Semiconductor device'
[patent_app_type] => new
[patent_app_number] => 09/752976
[patent_app_country] => US
[patent_app_date] => 2000-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 13215
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20010011750.pdf
[firstpage_image] =>[orig_patent_app_number] => 09752976
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/752976 | Semiconductor device | Dec 27, 2000 | Issued |
Array
(
[id] => 6897424
[patent_doc_number] => 20010045589
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-11-29
[patent_title] => 'Semiconductor device with memory and logic cells'
[patent_app_type] => new
[patent_app_number] => 09/749463
[patent_app_country] => US
[patent_app_date] => 2000-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 12921
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20010045589.pdf
[firstpage_image] =>[orig_patent_app_number] => 09749463
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/749463 | Semiconductor device with memory and logic cells | Dec 27, 2000 | Issued |
Array
(
[id] => 7041040
[patent_doc_number] => 20010005627
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-06-28
[patent_title] => 'Semiconductor device and method of fabricating the same'
[patent_app_type] => new-utility
[patent_app_number] => 09/747974
[patent_app_country] => US
[patent_app_date] => 2000-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6593
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20010005627.pdf
[firstpage_image] =>[orig_patent_app_number] => 09747974
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/747974 | Semiconductor device having silicon oxide sidewalls | Dec 26, 2000 | Issued |
Array
(
[id] => 1509564
[patent_doc_number] => 06441502
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-08-27
[patent_title] => 'Member for mounting of semiconductor'
[patent_app_type] => B2
[patent_app_number] => 09/746842
[patent_app_country] => US
[patent_app_date] => 2000-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 28
[patent_no_of_words] => 7606
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/441/06441502.pdf
[firstpage_image] =>[orig_patent_app_number] => 09746842
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/746842 | Member for mounting of semiconductor | Dec 22, 2000 | Issued |
Array
(
[id] => 7026637
[patent_doc_number] => 20010013624
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-16
[patent_title] => 'Semiconductor device and process for producing the same'
[patent_app_type] => new
[patent_app_number] => 09/741812
[patent_app_country] => US
[patent_app_date] => 2000-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9341
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0013/20010013624.pdf
[firstpage_image] =>[orig_patent_app_number] => 09741812
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/741812 | Semiconductor device and process for producing the same | Dec 21, 2000 | Issued |
Array
(
[id] => 1272753
[patent_doc_number] => 06653684
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-11-25
[patent_title] => 'Integrated circuit including high-voltage and logic transistors and EPROM cells'
[patent_app_type] => B2
[patent_app_number] => 09/748711
[patent_app_country] => US
[patent_app_date] => 2000-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 3539
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/653/06653684.pdf
[firstpage_image] =>[orig_patent_app_number] => 09748711
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/748711 | Integrated circuit including high-voltage and logic transistors and EPROM cells | Dec 21, 2000 | Issued |
Array
(
[id] => 1497090
[patent_doc_number] => 06404036
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-06-11
[patent_title] => 'Semiconductor memory device with a triple well structure'
[patent_app_type] => B2
[patent_app_number] => 09/742351
[patent_app_country] => US
[patent_app_date] => 2000-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4642
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/404/06404036.pdf
[firstpage_image] =>[orig_patent_app_number] => 09742351
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/742351 | Semiconductor memory device with a triple well structure | Dec 21, 2000 | Issued |
Array
(
[id] => 7076919
[patent_doc_number] => 20010040263
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-11-15
[patent_title] => 'Microlens array and fabrication method thereof'
[patent_app_type] => new
[patent_app_number] => 09/747082
[patent_app_country] => US
[patent_app_date] => 2000-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3159
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 28
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20010040263.pdf
[firstpage_image] =>[orig_patent_app_number] => 09747082
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/747082 | Microlens array and fabrication method thereof | Dec 20, 2000 | Abandoned |
Array
(
[id] => 6459117
[patent_doc_number] => 20020020874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-21
[patent_title] => 'Device for protecting an SOI structure'
[patent_app_type] => new
[patent_app_number] => 09/745012
[patent_app_country] => US
[patent_app_date] => 2000-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1642
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0020/20020020874.pdf
[firstpage_image] =>[orig_patent_app_number] => 09745012
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/745012 | Device for protecting an SOI structure | Dec 19, 2000 | Issued |
Array
(
[id] => 6877908
[patent_doc_number] => 20010002063
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-05-31
[patent_title] => 'Lateral Bipolar Transistor'
[patent_app_type] => new-utility
[patent_app_number] => 09/742706
[patent_app_country] => US
[patent_app_date] => 2000-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2624
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0002/20010002063.pdf
[firstpage_image] =>[orig_patent_app_number] => 09742706
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/742706 | Lateral bipolar transistor | Dec 19, 2000 | Issued |
Array
(
[id] => 1387076
[patent_doc_number] => 06555903
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-04-29
[patent_title] => 'Package structure of hybrid device in optical signal transmitter'
[patent_app_type] => B2
[patent_app_number] => 09/739916
[patent_app_country] => US
[patent_app_date] => 2000-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 2404
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/555/06555903.pdf
[firstpage_image] =>[orig_patent_app_number] => 09739916
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/739916 | Package structure of hybrid device in optical signal transmitter | Dec 18, 2000 | Issued |
Array
(
[id] => 7645271
[patent_doc_number] => 06472701
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-10-29
[patent_title] => 'Non-volatile semiconductor memory device and its manufacturing method'
[patent_app_type] => B2
[patent_app_number] => 09/741261
[patent_app_country] => US
[patent_app_date] => 2000-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 84
[patent_no_of_words] => 11501
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 8
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/472/06472701.pdf
[firstpage_image] =>[orig_patent_app_number] => 09741261
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/741261 | Non-volatile semiconductor memory device and its manufacturing method | Dec 18, 2000 | Issued |