Allan R. Wilson

Array ( [id] => 7643578 [patent_doc_number] => 06429463 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-06 [patent_title] => 'Semiconductor device structures incorporating buried mirrors and/or buried metal electrodes and a process for their fabrication' [patent_app_type] => B1 [patent_app_number] => 09/620117 [patent_app_country] => US [patent_app_date] => 2000-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 5069 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/429/06429463.pdf [firstpage_image] =>[orig_patent_app_number] => 09620117 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1603186 [patent_doc_number] => 06433366 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-13 [patent_title] => 'Circuit-incorporating light receiving device and method of fabricating the same' [patent_app_type] => B1 [patent_app_number] => 09/616961 [patent_app_country] => US [patent_app_date] => 2000-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 42 [patent_no_of_words] => 8864 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/433/06433366.pdf [firstpage_image] =>[orig_patent_app_number] => 09616961 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7636606 [patent_doc_number] => 06380049 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-30 [patent_title] => 'Semiconductor substrate and method of manufacturing semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/610403 [patent_app_country] => US [patent_app_date] => 2000-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 18 [patent_no_of_words] => 3513 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/380/06380049.pdf [firstpage_image] =>[orig_patent_app_number] => 09610403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1442000 [patent_doc_number] => 06335558 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-01 [patent_title] => 'Complementary bipolar/CMOS epitaxial structure and method' [patent_app_type] => B1 [patent_app_number] => 09/573032 [patent_app_country] => US [patent_app_date] => 2000-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 4384 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/335/06335558.pdf [firstpage_image] =>[orig_patent_app_number] => 09573032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1448083 [patent_doc_number] => 06369431 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-09 [patent_title] => 'Method for forming conductors in semiconductor devices' [patent_app_type] => B1 [patent_app_number] => 09/570106 [patent_app_country] => US [patent_app_date] => 2000-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 33 [patent_no_of_words] => 5256 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/369/06369431.pdf [firstpage_image] =>[orig_patent_app_number] => 09570106 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4319933 [patent_doc_number] => 06328942 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'A4MeSb3O12 compounds for growth of epitaxial HTSC/perovskite oxide films for use in HTSC/perovskite oxide devices and microwave device structures' [patent_app_type] => 1 [patent_app_number] => 9/566783 [patent_app_country] => US [patent_app_date] => 2000-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5018 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/328/06328942.pdf [firstpage_image] =>[orig_patent_app_number] => 566783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1421958 [patent_doc_number] => 06518591 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-11 [patent_title] => 'Contact monitor, method of forming same and method of analizing contact-, via- and/or trench-forming processes in an integrated circuit' [patent_app_type] => B1 [patent_app_number] => 09/561293 [patent_app_country] => US [patent_app_date] => 2000-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 8691 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/518/06518591.pdf [firstpage_image] =>[orig_patent_app_number] => 09561293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7645248 [patent_doc_number] => 06472724 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-29 [patent_title] => 'Electronic device structure capable of preventing malfunction caused by electromagnetic wave coming from outside' [patent_app_type] => B1 [patent_app_number] => 09/551172 [patent_app_country] => US [patent_app_date] => 2000-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2266 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 6 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/472/06472724.pdf [firstpage_image] =>[orig_patent_app_number] => 09551172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1410858 [patent_doc_number] => 06534866 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-18 [patent_title] => 'Dual damascene interconnect' [patent_app_type] => B1 [patent_app_number] => 09/548472 [patent_app_country] => US [patent_app_date] => 2000-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3893 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/534/06534866.pdf [firstpage_image] =>[orig_patent_app_number] => 09548472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1395265 [patent_doc_number] => 06548840 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-15 [patent_title] => 'Monolithic temperature compensation scheme for field effect transistor integrated circuits' [patent_app_type] => B1 [patent_app_number] => 09/542241 [patent_app_country] => US [patent_app_date] => 2000-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4335 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/548/06548840.pdf [firstpage_image] =>[orig_patent_app_number] => 09542241 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1495478 [patent_doc_number] => 06342720 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-29 [patent_title] => 'Voltage-controlled wavelength-selective photodetector' [patent_app_type] => B1 [patent_app_number] => 09/445172 [patent_app_country] => US [patent_app_date] => 2000-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1193 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/342/06342720.pdf [firstpage_image] =>[orig_patent_app_number] => 09445172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4324779 [patent_doc_number] => 06249031 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-19 [patent_title] => 'High gain lateral PNP and NPN bipolar transistor and process compatible with CMOS for making BiCMOS circuits' [patent_app_type] => 1 [patent_app_number] => 9/534551 [patent_app_country] => US [patent_app_date] => 2000-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 4907 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/249/06249031.pdf [firstpage_image] =>[orig_patent_app_number] => 534551 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1433536 [patent_doc_number] => 06340826 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-22 [patent_title] => 'Infra-red light emitting Si-MOSFET' [patent_app_type] => B1 [patent_app_number] => 09/534569 [patent_app_country] => US [patent_app_date] => 2000-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2460 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/340/06340826.pdf [firstpage_image] =>[orig_patent_app_number] => 09534569 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4413961 [patent_doc_number] => 06310397 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-30 [patent_title] => 'Butted contact resistance of an SRAM by double VCC implantation' [patent_app_type] => 1 [patent_app_number] => 9/534552 [patent_app_country] => US [patent_app_date] => 2000-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3462 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/310/06310397.pdf [firstpage_image] =>[orig_patent_app_number] => 534552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1461565 [patent_doc_number] => 06392307 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-21 [patent_title] => 'Semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/534872 [patent_app_country] => US [patent_app_date] => 2000-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 3705 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/392/06392307.pdf [firstpage_image] =>[orig_patent_app_number] => 09534872 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7643512 [patent_doc_number] => 06429529 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-06 [patent_title] => 'Bi-level digit line architecture for high density drams' [patent_app_type] => B1 [patent_app_number] => 09/533353 [patent_app_country] => US [patent_app_date] => 2000-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 3369 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/429/06429529.pdf [firstpage_image] =>[orig_patent_app_number] => 09533353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1566200 [patent_doc_number] => 06339229 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-15 [patent_title] => 'Test structure for insulation-film evaluation' [patent_app_type] => B1 [patent_app_number] => 09/531523 [patent_app_country] => US [patent_app_date] => 2000-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 28 [patent_no_of_words] => 7913 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/339/06339229.pdf [firstpage_image] =>[orig_patent_app_number] => 09531523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1522333 [patent_doc_number] => 06414394 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-02 [patent_title] => 'Semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/531011 [patent_app_country] => US [patent_app_date] => 2000-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 13964 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/414/06414394.pdf [firstpage_image] =>[orig_patent_app_number] => 09531011 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4355689 [patent_doc_number] => 06215182 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Semiconductor device and method for producing the same' [patent_app_type] => 1 [patent_app_number] => 9/531232 [patent_app_country] => US [patent_app_date] => 2000-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 25 [patent_no_of_words] => 7982 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/215/06215182.pdf [firstpage_image] =>[orig_patent_app_number] => 531232 [rel_patent_id] =>[rel_patent_doc_number] =>)