Allen J. Flanigan

Array ( [id] => 2752112 [patent_doc_number] => 05023701 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-06-11 [patent_title] => 'Gate array structure and process to allow optioning at second metal mask only' [patent_app_type] => 1 [patent_app_number] => 7/408461 [patent_app_country] => US [patent_app_date] => 1989-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 19 [patent_no_of_words] => 4064 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/023/05023701.pdf [firstpage_image] =>[orig_patent_app_number] => 408461 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3699857 [patent_doc_number] => 05596217 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-21 [patent_title] => 'Semiconductor device including overvoltage protection diode' [patent_app_type] => 1 [patent_app_number] => 7/407157 [patent_app_country] => US [patent_app_date] => 1989-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 4075 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 331 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/596/05596217.pdf [firstpage_image] =>[orig_patent_app_number] => 407157 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2592510 [patent_doc_number] => 04926221 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-05-15 [patent_title] => 'Bipolar hot electron transistor' [patent_app_type] => 1 [patent_app_number] => 7/403003 [patent_app_country] => US [patent_app_date] => 1989-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3837 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 293 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/926/04926221.pdf [firstpage_image] =>[orig_patent_app_number] => 403003 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2702989 [patent_doc_number] => 04990980 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-02-05 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 7/390510 [patent_app_country] => US [patent_app_date] => 1989-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 5336 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 272 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/990/04990980.pdf [firstpage_image] =>[orig_patent_app_number] => 390510 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2609431 [patent_doc_number] => 04931847 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-06-05 [patent_title] => 'Floating gate memory with sidewall tunnelling area' [patent_app_type] => 1 [patent_app_number] => 7/379706 [patent_app_country] => US [patent_app_date] => 1989-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 4526 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 297 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/931/04931847.pdf [firstpage_image] =>[orig_patent_app_number] => 379706 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2574723 [patent_doc_number] => RE033475 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-04 [patent_title] => 'Integrated circuit having permanent adjustment circuitry which requires low adjustment current' [patent_app_type] => 2 [patent_app_number] => 7/368842 [patent_app_country] => US [patent_app_date] => 1989-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5302 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 348 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/033/RE033475.pdf [firstpage_image] =>[orig_patent_app_number] => 368842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2612545 [patent_doc_number] => 04902912 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-02-20 [patent_title] => 'Apparatus including resonant-tunneling device having multiple-peak current-voltage characteristics' [patent_app_type] => 1 [patent_app_number] => 7/366340 [patent_app_country] => US [patent_app_date] => 1989-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 17 [patent_no_of_words] => 4210 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/902/04902912.pdf [firstpage_image] =>[orig_patent_app_number] => 366340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2953971 [patent_doc_number] => 05181090 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-01-19 [patent_title] => 'High voltage CMOS devices' [patent_app_type] => 1 [patent_app_number] => 7/356202 [patent_app_country] => US [patent_app_date] => 1989-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 5577 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/181/05181090.pdf [firstpage_image] =>[orig_patent_app_number] => 356202 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2604496 [patent_doc_number] => 04965647 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-23 [patent_title] => 'Vertical MOS field effect transistor having a high withstand voltage and a high switching speed' [patent_app_type] => 1 [patent_app_number] => 7/355855 [patent_app_country] => US [patent_app_date] => 1989-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2778 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/965/04965647.pdf [firstpage_image] =>[orig_patent_app_number] => 355855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2731833 [patent_doc_number] => 05057902 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-15 [patent_title] => 'Self-aligned semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 7/352708 [patent_app_country] => US [patent_app_date] => 1989-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 25 [patent_no_of_words] => 7546 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 234 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/057/05057902.pdf [firstpage_image] =>[orig_patent_app_number] => 352708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2586674 [patent_doc_number] => 04974055 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-11-27 [patent_title] => 'Self-aligned interconnects for semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 7/346248 [patent_app_country] => US [patent_app_date] => 1989-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 25 [patent_no_of_words] => 7518 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/974/04974055.pdf [firstpage_image] =>[orig_patent_app_number] => 346248 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2609926 [patent_doc_number] => 04949140 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-08-14 [patent_title] => 'EEPROM cell with integral select transistor' [patent_app_type] => 1 [patent_app_number] => 7/338382 [patent_app_country] => US [patent_app_date] => 1989-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 3131 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 299 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/949/04949140.pdf [firstpage_image] =>[orig_patent_app_number] => 338382 [rel_patent_id] =>[rel_patent_doc_number] =>)