
Allison Bernstein
Examiner (ID: 3552, Phone: (571)272-9011 , Office: P/2824 )
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2824 |
| Total Applications | 1318 |
| Issued Applications | 1058 |
| Pending Applications | 79 |
| Abandoned Applications | 194 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18458797
[patent_doc_number] => 20230200079
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => FERROELECTRIC OXIDE- AND FERROELECTRIC MONOCHALCOGENIDE-BASED CAPACITORS
[patent_app_type] => utility
[patent_app_number] => 17/555207
[patent_app_country] => US
[patent_app_date] => 2021-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17191
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17555207
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/555207 | FERROELECTRIC OXIDE- AND FERROELECTRIC MONOCHALCOGENIDE-BASED CAPACITORS | Dec 16, 2021 | Pending |
Array
(
[id] => 19384651
[patent_doc_number] => 20240274521
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => METHODS AND APPARATUS TO REDUCE IMPEDANCE DISCONTINUITIES AND CROSSTALK IN INTEGRATED CIRCUIT PACKAGES
[patent_app_type] => utility
[patent_app_number] => 18/570455
[patent_app_country] => US
[patent_app_date] => 2021-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13668
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18570455
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/570455 | METHODS AND APPARATUS TO REDUCE IMPEDANCE DISCONTINUITIES AND CROSSTALK IN INTEGRATED CIRCUIT PACKAGES | Dec 14, 2021 | Pending |
Array
(
[id] => 18442218
[patent_doc_number] => 20230189514
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => 3D SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/546785
[patent_app_country] => US
[patent_app_date] => 2021-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11505
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17546785
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/546785 | 3D SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME | Dec 8, 2021 | Pending |
Array
(
[id] => 18159682
[patent_doc_number] => 20230026274
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => THREE-DIMEMSIONAL SEMICONDUCTOR DEVICE HAVING VARIABLE RESISTANCE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/542886
[patent_app_country] => US
[patent_app_date] => 2021-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9839
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17542886
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/542886 | Three-dimensional semiconductor device having variable resistance structure | Dec 5, 2021 | Issued |
Array
(
[id] => 19567875
[patent_doc_number] => 12142656
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-12
[patent_title] => Staggered stacked semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 17/541894
[patent_app_country] => US
[patent_app_date] => 2021-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 30
[patent_no_of_words] => 7160
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17541894
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/541894 | Staggered stacked semiconductor devices | Dec 2, 2021 | Issued |
Array
(
[id] => 18564709
[patent_doc_number] => 11729979
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Memory device and method for fabricating the memory device
[patent_app_type] => utility
[patent_app_number] => 17/535244
[patent_app_country] => US
[patent_app_date] => 2021-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 8505
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17535244
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/535244 | Memory device and method for fabricating the memory device | Nov 23, 2021 | Issued |
Array
(
[id] => 18336407
[patent_doc_number] => 20230128356
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-27
[patent_title] => ELECTRICALLY ERASABLE PROGRAMMABLE READ ONLY MEMORY (EEPROM) CELL AND FORMING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/527182
[patent_app_country] => US
[patent_app_date] => 2021-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2938
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17527182
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/527182 | ELECTRICALLY ERASABLE PROGRAMMABLE READ ONLY MEMORY (EEPROM) CELL AND FORMING METHOD THEREOF | Nov 15, 2021 | Abandoned |
Array
(
[id] => 19634778
[patent_doc_number] => 20240413227
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-12
[patent_title] => BIPOLAR TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 18/699163
[patent_app_country] => US
[patent_app_date] => 2021-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4859
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18699163
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/699163 | BIPOLAR TRANSISTOR | Nov 15, 2021 | Pending |
Array
(
[id] => 20418324
[patent_doc_number] => 12501628
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-16
[patent_title] => Memory comprising conductive ferroelectric material in series with dielectric material
[patent_app_type] => utility
[patent_app_number] => 17/524075
[patent_app_country] => US
[patent_app_date] => 2021-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 7282
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17524075
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/524075 | Memory comprising conductive ferroelectric material in series with dielectric material | Nov 10, 2021 | Issued |
Array
(
[id] => 17516954
[patent_doc_number] => 11296115
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-04-05
[patent_title] => 3D semiconductor device and structure
[patent_app_type] => utility
[patent_app_number] => 17/524737
[patent_app_country] => US
[patent_app_date] => 2021-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 218
[patent_figures_cnt] => 266
[patent_no_of_words] => 35852
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17524737
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/524737 | 3D semiconductor device and structure | Nov 10, 2021 | Issued |
Array
(
[id] => 17402638
[patent_doc_number] => 20220044729
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-10
[patent_title] => DEVICE-REGION LAYOUT FOR EMBEDDED FLASH
[patent_app_type] => utility
[patent_app_number] => 17/506904
[patent_app_country] => US
[patent_app_date] => 2021-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13915
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17506904
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/506904 | Device-region layout for embedded flash | Oct 20, 2021 | Issued |
Array
(
[id] => 19288082
[patent_doc_number] => 20240224565
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => METHOD FOR MANUFACTURING GRAPHENE LIGHT SOURCE, ORGANIC LIGHT-EMITTING DEVICE COMPRISING GRAPHENE LIGHT SOURCE, AND METHOD FOR MANUFACTURING ORGANIC LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/570988
[patent_app_country] => US
[patent_app_date] => 2021-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5482
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18570988
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/570988 | METHOD FOR MANUFACTURING GRAPHENE LIGHT SOURCE, ORGANIC LIGHT-EMITTING DEVICE COMPRISING GRAPHENE LIGHT SOURCE, AND METHOD FOR MANUFACTURING ORGANIC LIGHT-EMITTING DEVICE | Oct 18, 2021 | Pending |
Array
(
[id] => 18857041
[patent_doc_number] => 11854632
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Semiconductor memory structure and fabrication method thereof
[patent_app_type] => utility
[patent_app_number] => 17/502056
[patent_app_country] => US
[patent_app_date] => 2021-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4446
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17502056
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/502056 | Semiconductor memory structure and fabrication method thereof | Oct 14, 2021 | Issued |
Array
(
[id] => 18227655
[patent_doc_number] => 20230066649
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => MICROELECTRONIC DEVICES, AND RELATED MEMORY DEVICES AND ELECTRONIC SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 17/450729
[patent_app_country] => US
[patent_app_date] => 2021-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19763
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17450729
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/450729 | Microelectronic devices, and related memory devices and electronic systems | Oct 12, 2021 | Issued |
Array
(
[id] => 19461404
[patent_doc_number] => 12101938
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-24
[patent_title] => Semiconductor memory devices and methods of manufacturing thereof
[patent_app_type] => utility
[patent_app_number] => 17/490113
[patent_app_country] => US
[patent_app_date] => 2021-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 30
[patent_no_of_words] => 14812
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17490113
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/490113 | Semiconductor memory devices and methods of manufacturing thereof | Sep 29, 2021 | Issued |
Array
(
[id] => 18105717
[patent_doc_number] => 11545617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => Method of fabricating magnetic memory device
[patent_app_type] => utility
[patent_app_number] => 17/489822
[patent_app_country] => US
[patent_app_date] => 2021-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4830
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17489822
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/489822 | Method of fabricating magnetic memory device | Sep 29, 2021 | Issued |
Array
(
[id] => 18285193
[patent_doc_number] => 20230100665
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => SOURCE OR DRAIN TEMPLATE FOR REDUCING STRAIN LOSS IN SPACED-APART NANOSHEET CHANNELS
[patent_app_type] => utility
[patent_app_number] => 17/484009
[patent_app_country] => US
[patent_app_date] => 2021-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8061
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17484009
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/484009 | Source or drain template for reducing strain loss in spaced-apart nanosheet channels | Sep 23, 2021 | Issued |
Array
(
[id] => 18268549
[patent_doc_number] => 20230089791
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => RESISTIVE MEMORY FOR ANALOG COMPUTING
[patent_app_type] => utility
[patent_app_number] => 17/482493
[patent_app_country] => US
[patent_app_date] => 2021-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7539
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17482493
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/482493 | Resistive memory for analog computing | Sep 22, 2021 | Issued |
Array
(
[id] => 18113063
[patent_doc_number] => 20230005943
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-05
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICES AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/480998
[patent_app_country] => US
[patent_app_date] => 2021-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 90777
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17480998
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/480998 | Three-dimensional memory devices and methods for forming the same | Sep 20, 2021 | Issued |
Array
(
[id] => 17993509
[patent_doc_number] => 20220359546
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => SEMICONDUCTOR MEMORY DEVICES WITH DIFFERENT DOPING TYPES
[patent_app_type] => utility
[patent_app_number] => 17/477196
[patent_app_country] => US
[patent_app_date] => 2021-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9957
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17477196
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/477196 | Semiconductor memory devices with different doping types | Sep 15, 2021 | Issued |