
Alonzo Chambliss
Examiner (ID: 7113, Phone: (571)272-1927 , Office: P/2897 )
| Most Active Art Unit | 2897 |
| Art Unit(s) | 2814, 2827, 2892, 2897 |
| Total Applications | 2434 |
| Issued Applications | 2138 |
| Pending Applications | 110 |
| Abandoned Applications | 210 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19146557
[patent_doc_number] => 20240145587
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => GALLIUM NITRIDE-ON-SILICON DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/408273
[patent_app_country] => US
[patent_app_date] => 2024-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5091
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18408273
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/408273 | Gallium nitride-on-silicon devices | Jan 8, 2024 | Issued |
Array
(
[id] => 19806112
[patent_doc_number] => 20250072037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-27
[patent_title] => SEMICONDUCTOR DEVICE WITH HYBRID SUBSTRATE AND MANUFACTURING METHODS THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/407524
[patent_app_country] => US
[patent_app_date] => 2024-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11376
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18407524
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/407524 | SEMICONDUCTOR DEVICE WITH HYBRID SUBSTRATE AND MANUFACTURING METHODS THEREOF | Jan 8, 2024 | Pending |
Array
(
[id] => 19146310
[patent_doc_number] => 20240145340
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => SEMICONDUCTOR PACKAGE AND RELATED METHODS OF MANUFACTURING
[patent_app_type] => utility
[patent_app_number] => 18/406832
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6206
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18406832
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/406832 | Power semiconductor device with dual heat dissipation structures | Jan 7, 2024 | Issued |
Array
(
[id] => 20389347
[patent_doc_number] => 12489082
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-02
[patent_title] => Metal nanoparticles in an amorphous bonding layer between a device substrate and carrier substrate
[patent_app_type] => utility
[patent_app_number] => 18/404631
[patent_app_country] => US
[patent_app_date] => 2024-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 3685
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18404631
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/404631 | Metal nanoparticles in an amorphous bonding layer between a device substrate and carrier substrate | Jan 3, 2024 | Issued |
Array
(
[id] => 19690231
[patent_doc_number] => 20250008776
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 18/397031
[patent_app_country] => US
[patent_app_date] => 2023-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10616
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18397031
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/397031 | Display panel having a gap between encapsulation structures | Dec 26, 2023 | Issued |
Array
(
[id] => 19781517
[patent_doc_number] => 12230555
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-18
[patent_title] => Packaged stackable electronic power device for surface mounting and circuit arrangement
[patent_app_type] => utility
[patent_app_number] => 18/395122
[patent_app_country] => US
[patent_app_date] => 2023-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 35
[patent_no_of_words] => 11126
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18395122
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/395122 | Packaged stackable electronic power device for surface mounting and circuit arrangement | Dec 21, 2023 | Issued |
Array
(
[id] => 19597173
[patent_doc_number] => 12155027
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-26
[patent_title] => Display device including a pad unit connected to a pixel
[patent_app_type] => utility
[patent_app_number] => 18/544371
[patent_app_country] => US
[patent_app_date] => 2023-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 20
[patent_no_of_words] => 16962
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18544371
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/544371 | Display device including a pad unit connected to a pixel | Dec 17, 2023 | Issued |
Array
(
[id] => 19646710
[patent_doc_number] => 20240421230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => ELECTRONIC DEVICES WITH SUBSTRATES LESS THAN 50 um THICK AND METHODS OF MANUFACTURE
[patent_app_type] => utility
[patent_app_number] => 18/533252
[patent_app_country] => US
[patent_app_date] => 2023-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3168
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18533252
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/533252 | ELECTRONIC DEVICES WITH SUBSTRATES LESS THAN 50 um THICK AND METHODS OF MANUFACTURE | Dec 7, 2023 | Pending |
Array
(
[id] => 19392945
[patent_doc_number] => 20240282815
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => Bonding and Isolation Techniques for Stacked Transistor Structures
[patent_app_type] => utility
[patent_app_number] => 18/519737
[patent_app_country] => US
[patent_app_date] => 2023-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21249
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18519737
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/519737 | Bonding and Isolation Techniques for Stacked Transistor Structures | Nov 26, 2023 | Pending |
Array
(
[id] => 19038261
[patent_doc_number] => 20240088076
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => SEMICONDUCTOR APPARATUS, IMAGE PICKUP UNIT, ENDOSCOPE, AND METHOD FOR MANUFACTURING SEMICONDUCTOR APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/515781
[patent_app_country] => US
[patent_app_date] => 2023-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3589
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18515781
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/515781 | Image pickup unit having resin in via holes for an endoscope | Nov 20, 2023 | Issued |
Array
(
[id] => 19610935
[patent_doc_number] => 12159816
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-03
[patent_title] => Semiconductor device with lead between a plurality of encapsulated MOSFETs
[patent_app_type] => utility
[patent_app_number] => 18/492586
[patent_app_country] => US
[patent_app_date] => 2023-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 26
[patent_no_of_words] => 13875
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18492586
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/492586 | Semiconductor device with lead between a plurality of encapsulated MOSFETs | Oct 22, 2023 | Issued |
Array
(
[id] => 18959114
[patent_doc_number] => 20240047441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/490855
[patent_app_country] => US
[patent_app_date] => 2023-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8748
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18490855
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/490855 | PACKAGE STRUCTURE | Oct 19, 2023 | Pending |
Array
(
[id] => 18943473
[patent_doc_number] => 20240038612
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => PACKAGE WITH ELECTRICALLY INSULATED CARRIER AND AT LEAST ONE STEP ON ENCAPSULANT
[patent_app_type] => utility
[patent_app_number] => 18/380276
[patent_app_country] => US
[patent_app_date] => 2023-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12430
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18380276
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/380276 | Package with electrically insulated carrier and at least one step on encapsulant | Oct 15, 2023 | Issued |
Array
(
[id] => 18927139
[patent_doc_number] => 20240030143
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => POWER DELIVERY FOR EMBEDDED BRIDGE DIE UTILIZING TRENCH STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/377183
[patent_app_country] => US
[patent_app_date] => 2023-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6387
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18377183
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/377183 | Power delivery for embedded bridge die utilizing trench structures | Oct 4, 2023 | Issued |
Array
(
[id] => 19781705
[patent_doc_number] => 12230744
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-18
[patent_title] => Light-emitting device with a plurality of concave parts on the edge of the semiconductor mesa
[patent_app_type] => utility
[patent_app_number] => 18/370649
[patent_app_country] => US
[patent_app_date] => 2023-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 21398
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18370649
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/370649 | Light-emitting device with a plurality of concave parts on the edge of the semiconductor mesa | Sep 19, 2023 | Issued |
Array
(
[id] => 20793089
[patent_doc_number] => 12667023
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-23
[patent_title] => Package device including capacitor disposed on opposite side of die relative to substrate
[patent_app_type] => utility
[patent_app_number] => 18/467062
[patent_app_country] => US
[patent_app_date] => 2023-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 7020
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18467062
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/467062 | Package device including capacitor disposed on opposite side of die relative to substrate | Sep 13, 2023 | Issued |
Array
(
[id] => 19040425
[patent_doc_number] => 20240090240
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => INTEGRATED CIRCUIT DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/367704
[patent_app_country] => US
[patent_app_date] => 2023-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10007
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18367704
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/367704 | INTEGRATED CIRCUIT DEVICE | Sep 12, 2023 | Pending |
Array
(
[id] => 18851281
[patent_doc_number] => 20230413685
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => METHOD OF MANUFACTURING A MAGNETORESISTIVE RANDOM ACCESS MEMORY (MRAM)
[patent_app_type] => utility
[patent_app_number] => 18/232576
[patent_app_country] => US
[patent_app_date] => 2023-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5121
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18232576
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/232576 | METHOD OF MANUFACTURING A MAGNETORESISTIVE RANDOM ACCESS MEMORY (MRAM) | Aug 9, 2023 | Abandoned |
Array
(
[id] => 18810337
[patent_doc_number] => 20230384672
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => Polymer Layer in Semiconductor Device and Method of Manufacture
[patent_app_type] => utility
[patent_app_number] => 18/446562
[patent_app_country] => US
[patent_app_date] => 2023-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13809
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18446562
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/446562 | Polymer material in a redistribution structure of a semiconductor package and method of manufacture | Aug 8, 2023 | Issued |
Array
(
[id] => 18812654
[patent_doc_number] => 20230386991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/363766
[patent_app_country] => US
[patent_app_date] => 2023-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13008
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18363766
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/363766 | Encircling a semiconductor device with stacked frames on a substrate | Aug 1, 2023 | Issued |