
Alvin H. Tan
Examiner (ID: 16831, Phone: (571)272-8595 , Office: P/2172 )
| Most Active Art Unit | 2172 |
| Art Unit(s) | 2144, 2118, 2178, 2173, 2172 |
| Total Applications | 694 |
| Issued Applications | 341 |
| Pending Applications | 87 |
| Abandoned Applications | 276 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12195598
[patent_doc_number] => 09899334
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-02-20
[patent_title] => 'Methods and apparatus for alignment marks'
[patent_app_type] => utility
[patent_app_number] => 15/391742
[patent_app_country] => US
[patent_app_date] => 2016-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 22
[patent_no_of_words] => 2624
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15391742
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/391742 | Methods and apparatus for alignment marks | Dec 26, 2016 | Issued |
Array
(
[id] => 12849493
[patent_doc_number] => 20180175004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => THREE DIMENSIONAL INTEGRATED CIRCUIT PACKAGE AND METHOD FOR MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/382732
[patent_app_country] => US
[patent_app_date] => 2016-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2798
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15382732
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/382732 | THREE DIMENSIONAL INTEGRATED CIRCUIT PACKAGE AND METHOD FOR MANUFACTURING THEREOF | Dec 17, 2016 | Abandoned |
Array
(
[id] => 13950795
[patent_doc_number] => 10211176
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-19
[patent_title] => Semiconductor package
[patent_app_type] => utility
[patent_app_number] => 15/375196
[patent_app_country] => US
[patent_app_date] => 2016-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 7543
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15375196
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/375196 | Semiconductor package | Dec 11, 2016 | Issued |
Array
(
[id] => 11592917
[patent_doc_number] => 20170117329
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-27
[patent_title] => 'SOLID-STATE IMAGE SENSOR, METHOD OF PRODUCING THE SAME, AND ELECTRONIC APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 15/345967
[patent_app_country] => US
[patent_app_date] => 2016-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 9884
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15345967
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/345967 | Solid-state image sensor, method of producing the same, and electronic apparatus | Nov 7, 2016 | Issued |
Array
(
[id] => 13229301
[patent_doc_number] => 10128433
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-13
[patent_title] => Magnetic memory device
[patent_app_type] => utility
[patent_app_number] => 15/332460
[patent_app_country] => US
[patent_app_date] => 2016-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 22
[patent_no_of_words] => 8753
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15332460
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/332460 | Magnetic memory device | Oct 23, 2016 | Issued |
Array
(
[id] => 12012709
[patent_doc_number] => 09806030
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-31
[patent_title] => 'Prototyping of electronic circuits with edge interconnects'
[patent_app_type] => utility
[patent_app_number] => 15/295385
[patent_app_country] => US
[patent_app_date] => 2016-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 36
[patent_no_of_words] => 6087
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15295385
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/295385 | Prototyping of electronic circuits with edge interconnects | Oct 16, 2016 | Issued |
Array
(
[id] => 11918574
[patent_doc_number] => 09786767
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-10
[patent_title] => 'Air gap contact formation for reducing parasitic capacitance'
[patent_app_type] => utility
[patent_app_number] => 15/294391
[patent_app_country] => US
[patent_app_date] => 2016-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 40
[patent_no_of_words] => 8737
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15294391
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/294391 | Air gap contact formation for reducing parasitic capacitance | Oct 13, 2016 | Issued |
Array
(
[id] => 12650349
[patent_doc_number] => 20180108614
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-19
[patent_title] => STRUCTURE AND FORMATION METHOD OF CHIP PACKAGE WITH FAN-OUT STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 15/293577
[patent_app_country] => US
[patent_app_date] => 2016-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8252
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15293577
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/293577 | Structure and formation method of chip package with fan-out structure | Oct 13, 2016 | Issued |
Array
(
[id] => 11425054
[patent_doc_number] => 20170033200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-02
[patent_title] => 'AIR GAP CONTACT FORMATION FOR REDUCING PARASITIC CAPACITANCE'
[patent_app_type] => utility
[patent_app_number] => 15/294376
[patent_app_country] => US
[patent_app_date] => 2016-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 8737
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15294376
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/294376 | Air gap contact formation for reducing parasitic capacitance | Oct 13, 2016 | Issued |
Array
(
[id] => 11503073
[patent_doc_number] => 20170077258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'PREVENTING LEAKAGE INSIDE AIR-GAP SPACER DURING CONTACT FORMATION'
[patent_app_type] => utility
[patent_app_number] => 15/278925
[patent_app_country] => US
[patent_app_date] => 2016-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2850
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15278925
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/278925 | Preventing leakage inside air-gap spacer during contact formation | Sep 27, 2016 | Issued |
Array
(
[id] => 11645294
[patent_doc_number] => 09666688
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-30
[patent_title] => 'Semiconductor device production method and semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/263535
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 120
[patent_no_of_words] => 8164
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15263535
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/263535 | Semiconductor device production method and semiconductor device | Sep 12, 2016 | Issued |
Array
(
[id] => 16593886
[patent_doc_number] => 10903163
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Trench MOSFET with self-aligned body contact with spacer
[patent_app_type] => utility
[patent_app_number] => 15/263882
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4390
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15263882
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/263882 | Trench MOSFET with self-aligned body contact with spacer | Sep 12, 2016 | Issued |
Array
(
[id] => 12243220
[patent_doc_number] => 20180076083
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-15
[patent_title] => 'FOOTING REMOVAL FOR NITRIDE SPACER'
[patent_app_type] => utility
[patent_app_number] => 15/260705
[patent_app_country] => US
[patent_app_date] => 2016-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9109
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15260705
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/260705 | Footing removal for nitride spacer | Sep 8, 2016 | Issued |
Array
(
[id] => 12047420
[patent_doc_number] => 09825030
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-21
[patent_title] => 'High quality deep trench oxide'
[patent_app_type] => utility
[patent_app_number] => 15/255311
[patent_app_country] => US
[patent_app_date] => 2016-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 3226
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15255311
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/255311 | High quality deep trench oxide | Sep 1, 2016 | Issued |
Array
(
[id] => 11439421
[patent_doc_number] => 20170040442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-09
[patent_title] => 'IGBT'
[patent_app_type] => utility
[patent_app_number] => 15/229603
[patent_app_country] => US
[patent_app_date] => 2016-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6150
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15229603
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/229603 | IGBT | Aug 4, 2016 | Abandoned |
Array
(
[id] => 11701912
[patent_doc_number] => 09691838
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-06-27
[patent_title] => 'Chip resistor'
[patent_app_type] => utility
[patent_app_number] => 15/229564
[patent_app_country] => US
[patent_app_date] => 2016-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 6212
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15229564
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/229564 | Chip resistor | Aug 4, 2016 | Issued |
Array
(
[id] => 12181568
[patent_doc_number] => 20180040504
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-08
[patent_title] => 'Devices with Backside Metal Structures and Methods of Formation Thereof'
[patent_app_type] => utility
[patent_app_number] => 15/229985
[patent_app_country] => US
[patent_app_date] => 2016-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7026
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15229985
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/229985 | Devices with backside metal structures and methods of formation thereof | Aug 4, 2016 | Issued |
Array
(
[id] => 12147663
[patent_doc_number] => 09881922
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-30
[patent_title] => 'Semiconductor device and method'
[patent_app_type] => utility
[patent_app_number] => 15/225153
[patent_app_country] => US
[patent_app_date] => 2016-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 9102
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15225153
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/225153 | Semiconductor device and method | Jul 31, 2016 | Issued |
Array
(
[id] => 12334854
[patent_doc_number] => 09947619
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-17
[patent_title] => Coupling structures for signal communication and method of making same
[patent_app_type] => utility
[patent_app_number] => 15/203718
[patent_app_country] => US
[patent_app_date] => 2016-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7302
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15203718
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/203718 | Coupling structures for signal communication and method of making same | Jul 5, 2016 | Issued |
Array
(
[id] => 11557720
[patent_doc_number] => 20170103966
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-13
[patent_title] => 'LIGHT EMITTING DEVICE PACKAGE AND LIGHTING APPARATUS INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/201507
[patent_app_country] => US
[patent_app_date] => 2016-07-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 10020
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15201507
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/201507 | Light emitting device package and lighting apparatus including the same | Jul 3, 2016 | Issued |