
Alvin Wirthlin
Examiner (ID: 5240)
| Most Active Art Unit | 2406 |
| Art Unit(s) | 3108, 2406 |
| Total Applications | 416 |
| Issued Applications | 363 |
| Pending Applications | 4 |
| Abandoned Applications | 49 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7801575
[patent_doc_number] => 08129849
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-03-06
[patent_title] => 'Method of making semiconductor package with adhering portion'
[patent_app_type] => utility
[patent_app_number] => 12/589868
[patent_app_country] => US
[patent_app_date] => 2009-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 9756
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/129/08129849.pdf
[firstpage_image] =>[orig_patent_app_number] => 12589868
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/589868 | Method of making semiconductor package with adhering portion | Oct 27, 2009 | Issued |
Array
(
[id] => 6448109
[patent_doc_number] => 20100038769
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-18
[patent_title] => 'WAFER STACKED PACKAGE WAVING BERTICAL HEAT EMISSION PATH AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/581920
[patent_app_country] => US
[patent_app_date] => 2009-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5724
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20100038769.pdf
[firstpage_image] =>[orig_patent_app_number] => 12581920
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/581920 | Wafer stacked package waving bertical heat emission path and method of fabricating the same | Oct 19, 2009 | Issued |
Array
(
[id] => 6036521
[patent_doc_number] => 20110089570
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-04-21
[patent_title] => 'Multi-Layer Connection Cell'
[patent_app_type] => utility
[patent_app_number] => 12/582635
[patent_app_country] => US
[patent_app_date] => 2009-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2571
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0089/20110089570.pdf
[firstpage_image] =>[orig_patent_app_number] => 12582635
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/582635 | Multi-Layer Connection Cell | Oct 19, 2009 | Abandoned |
Array
(
[id] => 6352411
[patent_doc_number] => 20100022032
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-28
[patent_title] => 'METHOD OF FORMING ORGANIC FERROELECTRIC FILM, METHOD OF MANUFACTURING MEMORY ELEMENT, MEMORY DEVICE, AND ELECTRONIC APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 12/578481
[patent_app_country] => US
[patent_app_date] => 2009-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 11890
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20100022032.pdf
[firstpage_image] =>[orig_patent_app_number] => 12578481
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/578481 | METHOD OF FORMING ORGANIC FERROELECTRIC FILM, METHOD OF MANUFACTURING MEMORY ELEMENT, MEMORY DEVICE, AND ELECTRONIC APPARATUS | Oct 12, 2009 | Abandoned |
Array
(
[id] => 4610287
[patent_doc_number] => 07994539
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-09
[patent_title] => 'Light emitting diode having algan buffer layer and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 12/571981
[patent_app_country] => US
[patent_app_date] => 2009-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2937
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/994/07994539.pdf
[firstpage_image] =>[orig_patent_app_number] => 12571981
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/571981 | Light emitting diode having algan buffer layer and method of fabricating the same | Sep 30, 2009 | Issued |
Array
(
[id] => 6488823
[patent_doc_number] => 20100285642
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-11
[patent_title] => 'Method of Doping Impurity Ions in Dual Gate and Method of Fabricating the Dual Gate using the same'
[patent_app_type] => utility
[patent_app_number] => 12/558215
[patent_app_country] => US
[patent_app_date] => 2009-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7934
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0285/20100285642.pdf
[firstpage_image] =>[orig_patent_app_number] => 12558215
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/558215 | Method of Doping Impurity Ions in Dual Gate and Method of Fabricating the Dual Gate using the same | Sep 10, 2009 | Abandoned |
Array
(
[id] => 6375178
[patent_doc_number] => 20100081251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-01
[patent_title] => 'METHOD FOR MANUFACTURING SOI SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 12/557545
[patent_app_country] => US
[patent_app_date] => 2009-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 13971
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0081/20100081251.pdf
[firstpage_image] =>[orig_patent_app_number] => 12557545
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/557545 | METHOD FOR MANUFACTURING SOI SUBSTRATE | Sep 10, 2009 | Abandoned |
Array
(
[id] => 6372060
[patent_doc_number] => 20100075457
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-25
[patent_title] => 'METHOD OF MANUFACTURING STACKED-LAYERED THIN FILM SOLAR CELL WITH A LIGHT-ABSORBING LAYER HAVING BAND GRADIENT'
[patent_app_type] => utility
[patent_app_number] => 12/557135
[patent_app_country] => US
[patent_app_date] => 2009-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2520
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0075/20100075457.pdf
[firstpage_image] =>[orig_patent_app_number] => 12557135
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/557135 | Method of manufacturing stacked-layered thin film solar cell with a light-absorbing layer having band gradient | Sep 9, 2009 | Issued |
Array
(
[id] => 4496138
[patent_doc_number] => 07956430
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-06-07
[patent_title] => 'Semiconductor device including groove width variation portion for inspection'
[patent_app_type] => utility
[patent_app_number] => 12/556856
[patent_app_country] => US
[patent_app_date] => 2009-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 4512
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/956/07956430.pdf
[firstpage_image] =>[orig_patent_app_number] => 12556856
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/556856 | Semiconductor device including groove width variation portion for inspection | Sep 9, 2009 | Issued |
Array
(
[id] => 8749397
[patent_doc_number] => 08415228
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-09
[patent_title] => 'Manufacturing method of SOI substrate and semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/555825
[patent_app_country] => US
[patent_app_date] => 2009-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 44
[patent_no_of_words] => 23609
[patent_no_of_claims] => 46
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12555825
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/555825 | Manufacturing method of SOI substrate and semiconductor device | Sep 8, 2009 | Issued |
Array
(
[id] => 8071589
[patent_doc_number] => 20110241226
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-06
[patent_title] => 'METHOD FOR PRODUCING A MICROFLUID COMPONENT, AS WELL AS MICROFLUID COMPONENT'
[patent_app_type] => utility
[patent_app_number] => 13/119783
[patent_app_country] => US
[patent_app_date] => 2009-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2482
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0241/20110241226.pdf
[firstpage_image] =>[orig_patent_app_number] => 13119783
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/119783 | Method for producing a microfluid component, as well as microfluid component | Sep 6, 2009 | Issued |
Array
(
[id] => 9112954
[patent_doc_number] => 08569123
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-29
[patent_title] => 'Method for manufacturing silicon carbide semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/258941
[patent_app_country] => US
[patent_app_date] => 2009-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 5560
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13258941
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/258941 | Method for manufacturing silicon carbide semiconductor device | Aug 31, 2009 | Issued |
Array
(
[id] => 6464372
[patent_doc_number] => 20100007012
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-14
[patent_title] => 'ELECTRONIC SYSTEM MODULES'
[patent_app_type] => utility
[patent_app_number] => 12/550327
[patent_app_country] => US
[patent_app_date] => 2009-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 12317
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20100007012.pdf
[firstpage_image] =>[orig_patent_app_number] => 12550327
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/550327 | Electronic assembly with electronic compontent and interconnection assembly connected via conductive bump and mating well | Aug 27, 2009 | Issued |
Array
(
[id] => 5374265
[patent_doc_number] => 20090311826
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-17
[patent_title] => 'ASSEMBLY INCLUDING PLURAL THROUGH WAFER VIAS, METHOD OF COOLING THE ASSEMBLY AND METHOD OF FABRICATING THE ASSEMBLY'
[patent_app_type] => utility
[patent_app_number] => 12/544365
[patent_app_country] => US
[patent_app_date] => 2009-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5085
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0311/20090311826.pdf
[firstpage_image] =>[orig_patent_app_number] => 12544365
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/544365 | Assembly including plural through wafer vias, method of cooling the assembly and method of fabricating the assembly | Aug 19, 2009 | Issued |
Array
(
[id] => 8921487
[patent_doc_number] => 08487427
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-16
[patent_title] => 'Assembly including plural through wafer vias, method of cooling the assembly and method of fabricating the assembly'
[patent_app_type] => utility
[patent_app_number] => 12/544344
[patent_app_country] => US
[patent_app_date] => 2009-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 5085
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12544344
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/544344 | Assembly including plural through wafer vias, method of cooling the assembly and method of fabricating the assembly | Aug 19, 2009 | Issued |
Array
(
[id] => 6310973
[patent_doc_number] => 20100193806
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-05
[patent_title] => 'Light Emitting Diode Unit, Display Apparatus Having the Same and Manufacturing Method of the Same'
[patent_app_type] => utility
[patent_app_number] => 12/500177
[patent_app_country] => US
[patent_app_date] => 2009-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7784
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0193/20100193806.pdf
[firstpage_image] =>[orig_patent_app_number] => 12500177
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/500177 | Light Emitting Diode Unit, Display Apparatus Having the Same and Manufacturing Method of the Same | Jul 8, 2009 | Abandoned |
Array
(
[id] => 8846759
[patent_doc_number] => 08455945
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-04
[patent_title] => 'Semiconductor device having saddle fin transistor and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 12/494567
[patent_app_country] => US
[patent_app_date] => 2009-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 21
[patent_no_of_words] => 3605
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12494567
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/494567 | Semiconductor device having saddle fin transistor and method for fabricating the same | Jun 29, 2009 | Issued |
Array
(
[id] => 5313576
[patent_doc_number] => 20090278174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-12
[patent_title] => 'PIXEL STRUCTURE OF SOLID-STATE IMAGE SENSOR'
[patent_app_type] => utility
[patent_app_number] => 12/463622
[patent_app_country] => US
[patent_app_date] => 2009-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 14731
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0278/20090278174.pdf
[firstpage_image] =>[orig_patent_app_number] => 12463622
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/463622 | Pixel structure of a solid-state image sensor employing a charge sorting method | May 10, 2009 | Issued |
Array
(
[id] => 6463010
[patent_doc_number] => 20100006862
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-14
[patent_title] => 'Substrate for fabricating light emitting device and light emitting device fabricated therefrom'
[patent_app_type] => utility
[patent_app_number] => 12/453409
[patent_app_country] => US
[patent_app_date] => 2009-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3159
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20100006862.pdf
[firstpage_image] =>[orig_patent_app_number] => 12453409
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/453409 | Substrate for fabricating light emitting device and light emitting device fabricated therefrom | May 10, 2009 | Abandoned |
Array
(
[id] => 6444341
[patent_doc_number] => 20100283029
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-11
[patent_title] => 'Programmable resistance memory and method of making same'
[patent_app_type] => utility
[patent_app_number] => 12/454002
[patent_app_country] => US
[patent_app_date] => 2009-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 8487
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0283/20100283029.pdf
[firstpage_image] =>[orig_patent_app_number] => 12454002
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/454002 | Programmable resistance memory and method of making same | May 10, 2009 | Abandoned |