
Amanda C. Abrahamson
Supervisory Patent Examiner (ID: 369, Phone: (571)270-1376 , Office: P/3688 )
| Most Active Art Unit | 3629 |
| Art Unit(s) | 3629, OPQA, 3688 |
| Total Applications | 197 |
| Issued Applications | 59 |
| Pending Applications | 5 |
| Abandoned Applications | 133 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6611001
[patent_doc_number] => 20030209738
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-13
[patent_title] => 'Semiconductor device having silicon-including metal wiring layer and its manufacturing method'
[patent_app_type] => new
[patent_app_number] => 10/281321
[patent_app_country] => US
[patent_app_date] => 2002-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 87
[patent_figures_cnt] => 87
[patent_no_of_words] => 14721
[patent_no_of_claims] => 191
[patent_no_of_ind_claims] => 17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0209/20030209738.pdf
[firstpage_image] =>[orig_patent_app_number] => 10281321
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/281321 | Semiconductor device having silicon-including metal wiring layer and its manufacturing method | Oct 27, 2002 | Abandoned |
Array
(
[id] => 1102686
[patent_doc_number] => 06815771
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-09
[patent_title] => 'Silicon on insulator device and layout method of the same'
[patent_app_type] => B2
[patent_app_number] => 10/280022
[patent_app_country] => US
[patent_app_date] => 2002-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 8754
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/815/06815771.pdf
[firstpage_image] =>[orig_patent_app_number] => 10280022
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/280022 | Silicon on insulator device and layout method of the same | Oct 24, 2002 | Issued |
Array
(
[id] => 7371719
[patent_doc_number] => 20040079993
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-29
[patent_title] => 'Silicon-on-insulator (SOI) integrated circuit (IC) chip with the silicon layers consisting of regions of different thickness'
[patent_app_type] => new
[patent_app_number] => 10/280661
[patent_app_country] => US
[patent_app_date] => 2002-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5046
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0079/20040079993.pdf
[firstpage_image] =>[orig_patent_app_number] => 10280661
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/280661 | Silicon-on-insulator (SOI) integrated circuit (IC) chip with the silicon layers consisting of regions of different thickness | Oct 24, 2002 | Issued |
Array
(
[id] => 1150179
[patent_doc_number] => 06774462
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-08-10
[patent_title] => 'Semiconductor device comprising dual silicon nitride layers with varying nitrogen ratio'
[patent_app_type] => B2
[patent_app_number] => 10/278882
[patent_app_country] => US
[patent_app_date] => 2002-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 35
[patent_no_of_words] => 15811
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/774/06774462.pdf
[firstpage_image] =>[orig_patent_app_number] => 10278882
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/278882 | Semiconductor device comprising dual silicon nitride layers with varying nitrogen ratio | Oct 23, 2002 | Issued |
Array
(
[id] => 6648623
[patent_doc_number] => 20030076006
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-24
[patent_title] => 'Electrostatic actuator'
[patent_app_type] => new
[patent_app_number] => 10/279192
[patent_app_country] => US
[patent_app_date] => 2002-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8517
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0076/20030076006.pdf
[firstpage_image] =>[orig_patent_app_number] => 10279192
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/279192 | Electrostatic actuator | Oct 22, 2002 | Issued |
Array
(
[id] => 7371766
[patent_doc_number] => 20040080000
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-29
[patent_title] => 'Gate structure of metal oxide semiconductor field effect transistor'
[patent_app_type] => new
[patent_app_number] => 10/277822
[patent_app_country] => US
[patent_app_date] => 2002-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4565
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0080/20040080000.pdf
[firstpage_image] =>[orig_patent_app_number] => 10277822
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/277822 | Gate structure of metal oxide semiconductor field effect transistor | Oct 22, 2002 | Abandoned |
Array
(
[id] => 7120359
[patent_doc_number] => 20050012188
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-20
[patent_title] => 'Device for the hermetic encapsulation of a component that must be protected against all stresses'
[patent_app_type] => utility
[patent_app_number] => 10/494421
[patent_app_country] => US
[patent_app_date] => 2002-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2532
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0012/20050012188.pdf
[firstpage_image] =>[orig_patent_app_number] => 10494421
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/494421 | Device for the hermetic encapsulation of a component that must be protected against all stresses | Oct 14, 2002 | Abandoned |
Array
(
[id] => 1009716
[patent_doc_number] => 06900478
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-31
[patent_title] => 'Multi-threshold MIS integrated circuit device and circuit design method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/268942
[patent_app_country] => US
[patent_app_date] => 2002-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 3803
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/900/06900478.pdf
[firstpage_image] =>[orig_patent_app_number] => 10268942
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/268942 | Multi-threshold MIS integrated circuit device and circuit design method thereof | Oct 10, 2002 | Issued |
Array
(
[id] => 6672424
[patent_doc_number] => 20030058027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-27
[patent_title] => 'Circuits and methods for electrostatic discharge protection in integrated circuits'
[patent_app_type] => new
[patent_app_number] => 10/252631
[patent_app_country] => US
[patent_app_date] => 2002-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4371
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20030058027.pdf
[firstpage_image] =>[orig_patent_app_number] => 10252631
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/252631 | Circuits and methods for electrostatic discharge protection in integrated circuits | Sep 22, 2002 | Issued |
Array
(
[id] => 6704375
[patent_doc_number] => 20030151109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-08-14
[patent_title] => 'Semiconductor integrated circuit device and a method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/252101
[patent_app_country] => US
[patent_app_date] => 2002-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 23788
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20030151109.pdf
[firstpage_image] =>[orig_patent_app_number] => 10252101
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/252101 | Semiconductor integrated circuit device | Sep 22, 2002 | Issued |
Array
(
[id] => 1225099
[patent_doc_number] => 06700155
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-02
[patent_title] => 'Charge trapping device and method for implementing a transistor having a configurable threshold'
[patent_app_type] => B1
[patent_app_number] => 10/252906
[patent_app_country] => US
[patent_app_date] => 2002-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8952
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/700/06700155.pdf
[firstpage_image] =>[orig_patent_app_number] => 10252906
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/252906 | Charge trapping device and method for implementing a transistor having a configurable threshold | Sep 22, 2002 | Issued |
Array
(
[id] => 1002688
[patent_doc_number] => 06909145
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-06-21
[patent_title] => 'Metal spacer gate for CMOS FET'
[patent_app_type] => utility
[patent_app_number] => 10/252661
[patent_app_country] => US
[patent_app_date] => 2002-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 3537
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/909/06909145.pdf
[firstpage_image] =>[orig_patent_app_number] => 10252661
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/252661 | Metal spacer gate for CMOS FET | Sep 22, 2002 | Issued |
Array
(
[id] => 6718688
[patent_doc_number] => 20030052375
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-20
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/251062
[patent_app_country] => US
[patent_app_date] => 2002-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4484
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0052/20030052375.pdf
[firstpage_image] =>[orig_patent_app_number] => 10251062
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/251062 | Semiconductor device with double sidewall spacer and layered contact | Sep 19, 2002 | Issued |
Array
(
[id] => 1360481
[patent_doc_number] => 06576977
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-06-10
[patent_title] => 'Low cost bias technique for dual plate integrated capacitors'
[patent_app_type] => B1
[patent_app_number] => 10/245022
[patent_app_country] => US
[patent_app_date] => 2002-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 1697
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/576/06576977.pdf
[firstpage_image] =>[orig_patent_app_number] => 10245022
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/245022 | Low cost bias technique for dual plate integrated capacitors | Sep 16, 2002 | Issued |
Array
(
[id] => 1056932
[patent_doc_number] => 06856003
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-15
[patent_title] => 'Microelectronic 3-D solenoid of circular cross-section and method for fabrication'
[patent_app_type] => utility
[patent_app_number] => 10/236271
[patent_app_country] => US
[patent_app_date] => 2002-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 14
[patent_no_of_words] => 4011
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/856/06856003.pdf
[firstpage_image] =>[orig_patent_app_number] => 10236271
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/236271 | Microelectronic 3-D solenoid of circular cross-section and method for fabrication | Sep 4, 2002 | Issued |
Array
(
[id] => 453886
[patent_doc_number] => 07247876
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-24
[patent_title] => 'Three dimensional programmable device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 10/231974
[patent_app_country] => US
[patent_app_date] => 2002-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4309
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/247/07247876.pdf
[firstpage_image] =>[orig_patent_app_number] => 10231974
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/231974 | Three dimensional programmable device and method for fabricating the same | Aug 29, 2002 | Issued |
Array
(
[id] => 6753413
[patent_doc_number] => 20030001189
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-02
[patent_title] => 'Ferroelectric capacitor and semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/229075
[patent_app_country] => US
[patent_app_date] => 2002-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 9699
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 15
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20030001189.pdf
[firstpage_image] =>[orig_patent_app_number] => 10229075
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/229075 | Ferroelectric capacitor and semiconductor device | Aug 27, 2002 | Abandoned |
Array
(
[id] => 6532563
[patent_doc_number] => 20020193068
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-19
[patent_title] => 'High electron mobility transistor'
[patent_app_type] => new
[patent_app_number] => 10/215542
[patent_app_country] => US
[patent_app_date] => 2002-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6859
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0193/20020193068.pdf
[firstpage_image] =>[orig_patent_app_number] => 10215542
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/215542 | High electron mobility transistor | Aug 7, 2002 | Abandoned |
Array
(
[id] => 650885
[patent_doc_number] => 07112462
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-26
[patent_title] => 'Self-light-emitting apparatus and semiconductor device used in the apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/212727
[patent_app_country] => US
[patent_app_date] => 2002-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 5561
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/112/07112462.pdf
[firstpage_image] =>[orig_patent_app_number] => 10212727
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/212727 | Self-light-emitting apparatus and semiconductor device used in the apparatus | Aug 6, 2002 | Issued |
Array
(
[id] => 1018592
[patent_doc_number] => 06891195
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-10
[patent_title] => 'Semiconductor device and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 10/207822
[patent_app_country] => US
[patent_app_date] => 2002-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 87
[patent_no_of_words] => 22420
[patent_no_of_claims] => 144
[patent_no_of_ind_claims] => 20
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/891/06891195.pdf
[firstpage_image] =>[orig_patent_app_number] => 10207822
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/207822 | Semiconductor device and method of fabricating the same | Jul 30, 2002 | Issued |