Application number | Title of the application | Filing Date | Status |
---|
Array
(
[id] => 16957819
[patent_doc_number] => 11061680
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-13
[patent_title] => Instructions controlling access to shared registers of a multi-threaded processor
[patent_app_type] => utility
[patent_app_number] => 14/847157
[patent_app_country] => US
[patent_app_date] => 2015-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 10231
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 458
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14847157
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/847157 | Instructions controlling access to shared registers of a multi-threaded processor | Sep 7, 2015 | Issued |
Array
(
[id] => 12194560
[patent_doc_number] => 09898290
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-20
[patent_title] => 'Efficiency for coordinated start interpretive execution exit for a multithreaded processor'
[patent_app_type] => utility
[patent_app_number] => 14/844223
[patent_app_country] => US
[patent_app_date] => 2015-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8892
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14844223
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/844223 | Efficiency for coordinated start interpretive execution exit for a multithreaded processor | Sep 2, 2015 | Issued |
Array
(
[id] => 11445138
[patent_doc_number] => 20170046159
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-16
[patent_title] => 'POWER EFFICIENT FETCH ADAPTATION'
[patent_app_type] => utility
[patent_app_number] => 14/827262
[patent_app_country] => US
[patent_app_date] => 2015-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8122
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14827262
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/827262 | POWER EFFICIENT FETCH ADAPTATION | Aug 13, 2015 | Abandoned |
Array
(
[id] => 10778744
[patent_doc_number] => 20160124900
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-05
[patent_title] => 'COMPARISON-BASED SORT IN AN ARRAY PROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 14/729281
[patent_app_country] => US
[patent_app_date] => 2015-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 16143
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14729281
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/729281 | Comparison-based sort in a reconfigurable array processor having multiple processing elements for sorting array elements | Jun 2, 2015 | Issued |
Array
(
[id] => 11006041
[patent_doc_number] => 20160202991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-14
[patent_title] => 'RECONFIGURABLE PARALLEL EXECUTION AND LOAD-STORE SLICE PROCESSING METHODS'
[patent_app_type] => utility
[patent_app_number] => 14/723940
[patent_app_country] => US
[patent_app_date] => 2015-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5911
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14723940
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/723940 | Reconfigurable processing method with modes controlling the partitioning of clusters and cache slices | May 27, 2015 | Issued |
Array
(
[id] => 11131234
[patent_doc_number] => 20160328209
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-10
[patent_title] => 'RANDOM NUMBER STORAGE, ACCESS, AND MANAGEMENT'
[patent_app_type] => utility
[patent_app_number] => 14/706213
[patent_app_country] => US
[patent_app_date] => 2015-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8710
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14706213
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/706213 | Storage, access, and management of random numbers generated by a central random number generator and dispensed to hardware threads of cores | May 6, 2015 | Issued |
Array
(
[id] => 11086583
[patent_doc_number] => 20160283549
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-29
[patent_title] => 'VALUE SORTER'
[patent_app_type] => utility
[patent_app_number] => 14/671954
[patent_app_country] => US
[patent_app_date] => 2015-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 22952
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14671954
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/671954 | VALUE SORTER | Mar 26, 2015 | Abandoned |
Array
(
[id] => 10314196
[patent_doc_number] => 20150199199
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-16
[patent_title] => 'COMBINED BRANCH TARGET AND PREDICATE PREDICTION'
[patent_app_type] => utility
[patent_app_number] => 14/668300
[patent_app_country] => US
[patent_app_date] => 2015-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7665
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14668300
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/668300 | Combined branch target and predicate prediction | Mar 24, 2015 | Issued |
Array
(
[id] => 11258343
[patent_doc_number] => 09483243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-01
[patent_title] => 'Interleaving data accesses issued in response to vector access instructions'
[patent_app_type] => utility
[patent_app_number] => 14/665142
[patent_app_country] => US
[patent_app_date] => 2015-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 11488
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14665142
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/665142 | Interleaving data accesses issued in response to vector access instructions | Mar 22, 2015 | Issued |
Array
(
[id] => 11006039
[patent_doc_number] => 20160202989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-14
[patent_title] => 'RECONFIGURABLE PARALLEL EXECUTION AND LOAD-STORE SLICE PROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 14/594716
[patent_app_country] => US
[patent_app_date] => 2015-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5887
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14594716
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/594716 | Reconfigurable parallel execution and load-store slice processor | Jan 11, 2015 | Issued |
Array
(
[id] => 10079022
[patent_doc_number] => 09116870
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-25
[patent_title] => 'Process and method for saving designated registers in interrupt processing based on an interrupt factor'
[patent_app_type] => utility
[patent_app_number] => 14/584778
[patent_app_country] => US
[patent_app_date] => 2014-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 13420
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 332
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14584778
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/584778 | Process and method for saving designated registers in interrupt processing based on an interrupt factor | Dec 28, 2014 | Issued |
Array
(
[id] => 10424783
[patent_doc_number] => 20150309795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-29
[patent_title] => 'ZERO OVERHEAD LOOP'
[patent_app_type] => utility
[patent_app_number] => 14/530029
[patent_app_country] => US
[patent_app_date] => 2014-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6023
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14530029
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/530029 | Zero overhead looping by a decoder generating and enqueuing a branch instruction | Oct 30, 2014 | Issued |
Array
(
[id] => 10778599
[patent_doc_number] => 20160124755
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-05
[patent_title] => 'COMPARISON-BASED SORT IN AN ARRAY PROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 14/530027
[patent_app_country] => US
[patent_app_date] => 2014-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 16151
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14530027
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/530027 | Comparison-based sort in a reconfigurable array processor having multiple processing elements for sorting array elements | Oct 30, 2014 | Issued |
Array
(
[id] => 13948435
[patent_doc_number] => 10209992
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-19
[patent_title] => System and method for branch prediction using two branch history tables and presetting a global branch history register
[patent_app_type] => utility
[patent_app_number] => 14/530038
[patent_app_country] => US
[patent_app_date] => 2014-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7744
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14530038
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/530038 | System and method for branch prediction using two branch history tables and presetting a global branch history register | Oct 30, 2014 | Issued |
Array
(
[id] => 10424786
[patent_doc_number] => 20150309798
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-29
[patent_title] => 'REGISTER RESOURCE LOCKING IN A VLIW PROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 14/530104
[patent_app_country] => US
[patent_app_date] => 2014-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9053
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14530104
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/530104 | Method and system for determining instruction conflict states for issuance of memory instructions in a VLIW processor | Oct 30, 2014 | Issued |
Array
(
[id] => 12088244
[patent_doc_number] => 09841974
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-12
[patent_title] => 'Renaming with generation numbers'
[patent_app_type] => utility
[patent_app_number] => 14/530111
[patent_app_country] => US
[patent_app_date] => 2014-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6443
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14530111
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/530111 | Renaming with generation numbers | Oct 30, 2014 | Issued |
Array
(
[id] => 17001254
[patent_doc_number] => 11080064
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-03
[patent_title] => Instructions controlling access to shared registers of a multi-threaded processor
[patent_app_type] => utility
[patent_app_number] => 14/525850
[patent_app_country] => US
[patent_app_date] => 2014-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 10213
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 476
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14525850
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/525850 | Instructions controlling access to shared registers of a multi-threaded processor | Oct 27, 2014 | Issued |
Array
(
[id] => 10764040
[patent_doc_number] => 20160110195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-21
[patent_title] => 'COORDINATED START INTERPRETIVE EXECUTION EXIT FOR A MULTITHREADED PROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 14/518095
[patent_app_country] => US
[patent_app_date] => 2014-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8857
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14518095
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/518095 | Coordinated start interpretive execution exit for a multithreaded processor | Oct 19, 2014 | Issued |
Array
(
[id] => 10221597
[patent_doc_number] => 20150106589
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-16
[patent_title] => 'SMALL FORM HIGH PERFORMANCE COMPUTING MINI HPC'
[patent_app_type] => utility
[patent_app_number] => 14/516453
[patent_app_country] => US
[patent_app_date] => 2014-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3935
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14516453
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/516453 | SMALL FORM HIGH PERFORMANCE COMPUTING MINI HPC | Oct 15, 2014 | Abandoned |
Array
(
[id] => 10221604
[patent_doc_number] => 20150106598
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-16
[patent_title] => 'Computer Processor Employing Efficient Bypass Network For Result Operand Routing'
[patent_app_type] => utility
[patent_app_number] => 14/515248
[patent_app_country] => US
[patent_app_date] => 2014-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4132
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14515248
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/515248 | Computer processor employing bypass network using result tags for routing result operands | Oct 14, 2014 | Issued |