
Amanda Karen Gurski
Examiner (ID: 11324, Phone: (571)270-5961 , Office: P/3623 )
| Most Active Art Unit | 3623 |
| Art Unit(s) | 3624, 3683, 3623, 3625 |
| Total Applications | 441 |
| Issued Applications | 121 |
| Pending Applications | 64 |
| Abandoned Applications | 268 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16684867
[patent_doc_number] => 10944362
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-09
[patent_title] => Coupling surface acoustic wave resonators to a Josephson ring modulator
[patent_app_type] => utility
[patent_app_number] => 16/048935
[patent_app_country] => US
[patent_app_date] => 2018-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 14146
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16048935
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/048935 | Coupling surface acoustic wave resonators to a Josephson ring modulator | Jul 29, 2018 | Issued |
Array
(
[id] => 13572241
[patent_doc_number] => 20180337668
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-22
[patent_title] => SEMICONDUCTOR MODULE, SWITCHING ELEMENT SELECTING METHOD USED FOR SEMICONDUCTOR MODULE, AND CHIP DESIGNING METHOD FOR SWITCHING ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/049049
[patent_app_country] => US
[patent_app_date] => 2018-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5011
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16049049
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/049049 | SEMICONDUCTOR MODULE, SWITCHING ELEMENT SELECTING METHOD USED FOR SEMICONDUCTOR MODULE, AND CHIP DESIGNING METHOD FOR SWITCHING ELEMENT | Jul 29, 2018 | Abandoned |
Array
(
[id] => 14632673
[patent_doc_number] => 20190229709
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => SWITCHED-CAPACITOR FILTER WITH GLITCH REDUCTION
[patent_app_type] => utility
[patent_app_number] => 16/046581
[patent_app_country] => US
[patent_app_date] => 2018-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3665
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16046581
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/046581 | SWITCHED-CAPACITOR FILTER WITH GLITCH REDUCTION | Jul 25, 2018 | Abandoned |
Array
(
[id] => 13880355
[patent_doc_number] => 20190036518
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-31
[patent_title] => COMPARATOR CIRCUIT, CORRESPONDING DEVICE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 16/043346
[patent_app_country] => US
[patent_app_date] => 2018-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4254
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16043346
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/043346 | Comparator circuit, corresponding device and method | Jul 23, 2018 | Issued |
Array
(
[id] => 14632709
[patent_doc_number] => 20190229727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => CONTROL CIRCUIT FOR AN H-BRIDGE CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/029277
[patent_app_country] => US
[patent_app_date] => 2018-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2530
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16029277
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/029277 | Control circuit for an H-bridge circuit | Jul 5, 2018 | Issued |
Array
(
[id] => 15042263
[patent_doc_number] => 20190332136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => APPARATUSES AND METHODS FOR AVOIDING GLITCHES WHEN SWITCHING CLOCK SOURCES
[patent_app_type] => utility
[patent_app_number] => 15/967344
[patent_app_country] => US
[patent_app_date] => 2018-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5772
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15967344
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/967344 | Apparatuses and methods for avoiding glitches when switching clock sources | Apr 29, 2018 | Issued |
Array
(
[id] => 15047015
[patent_doc_number] => 20190334512
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => Voltage-Controlled Delay Generator
[patent_app_type] => utility
[patent_app_number] => 15/966939
[patent_app_country] => US
[patent_app_date] => 2018-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11230
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15966939
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/966939 | Voltage-controlled delay generator | Apr 29, 2018 | Issued |
Array
(
[id] => 14838981
[patent_doc_number] => 20190277891
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-12
[patent_title] => LOW POWER COMPARATOR AND SELF-REGULATED DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/965994
[patent_app_country] => US
[patent_app_date] => 2018-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3349
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15965994
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/965994 | Low power comparator and self-regulated device | Apr 29, 2018 | Issued |
Array
(
[id] => 16610028
[patent_doc_number] => 10911053
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Phase locked loop design with reduced VCO gain
[patent_app_type] => utility
[patent_app_number] => 15/966134
[patent_app_country] => US
[patent_app_date] => 2018-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2900
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15966134
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/966134 | Phase locked loop design with reduced VCO gain | Apr 29, 2018 | Issued |
Array
(
[id] => 13393995
[patent_doc_number] => 20180248540
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-30
[patent_title] => SWITCHING CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 15/965007
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7110
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 360
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15965007
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/965007 | SWITCHING CIRCUIT | Apr 26, 2018 | Abandoned |
Array
(
[id] => 15046855
[patent_doc_number] => 20190334432
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => APPARATUSES AND METHODS FOR CONTROLLING CHARGE PUMP CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 15/963909
[patent_app_country] => US
[patent_app_date] => 2018-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5240
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15963909
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/963909 | Apparatuses and methods for controlling charge pump circuits | Apr 25, 2018 | Issued |
Array
(
[id] => 14080729
[patent_doc_number] => 20190089252
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-21
[patent_title] => HIGH EFFICIENCY CONVERTER
[patent_app_type] => utility
[patent_app_number] => 15/962910
[patent_app_country] => US
[patent_app_date] => 2018-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4509
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15962910
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/962910 | High efficiency converter | Apr 24, 2018 | Issued |
Array
(
[id] => 15031765
[patent_doc_number] => 20190326887
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-24
[patent_title] => PARALLELLING MULTIPLE POWER SWITCHES
[patent_app_type] => utility
[patent_app_number] => 15/960537
[patent_app_country] => US
[patent_app_date] => 2018-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9274
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15960537
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/960537 | Parallelling multiple power switches | Apr 22, 2018 | Issued |
Array
(
[id] => 18874807
[patent_doc_number] => 11862630
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => Semiconductor device having a bidirectional switch and discharge circuit
[patent_app_type] => utility
[patent_app_number] => 15/960175
[patent_app_country] => US
[patent_app_date] => 2018-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 29
[patent_no_of_words] => 8780
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15960175
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/960175 | Semiconductor device having a bidirectional switch and discharge circuit | Apr 22, 2018 | Issued |
Array
(
[id] => 15389859
[patent_doc_number] => 10536139
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-14
[patent_title] => Charge-saving power-gate apparatus and method
[patent_app_type] => utility
[patent_app_number] => 15/958768
[patent_app_country] => US
[patent_app_date] => 2018-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 5449
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15958768
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/958768 | Charge-saving power-gate apparatus and method | Apr 19, 2018 | Issued |
Array
(
[id] => 15001323
[patent_doc_number] => 20190319619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-17
[patent_title] => CURRENT SUBTRACTION CIRCUITRY
[patent_app_type] => utility
[patent_app_number] => 15/955379
[patent_app_country] => US
[patent_app_date] => 2018-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2719
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15955379
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/955379 | Current subtraction circuitry | Apr 16, 2018 | Issued |
Array
(
[id] => 15642563
[patent_doc_number] => 10594299
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-03-17
[patent_title] => Dynamic resistance element analog counter
[patent_app_type] => utility
[patent_app_number] => 15/951196
[patent_app_country] => US
[patent_app_date] => 2018-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4517
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15951196
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/951196 | Dynamic resistance element analog counter | Apr 11, 2018 | Issued |
Array
(
[id] => 17240100
[patent_doc_number] => 11183995
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-23
[patent_title] => High-resolution digitally controlled delay line
[patent_app_type] => utility
[patent_app_number] => 15/945523
[patent_app_country] => US
[patent_app_date] => 2018-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 6301
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15945523
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/945523 | High-resolution digitally controlled delay line | Apr 3, 2018 | Issued |
Array
(
[id] => 14937747
[patent_doc_number] => 20190304512
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => METHODS AND APPARATUSES FOR ALIGNING READ DATA IN A STACKED SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/938819
[patent_app_country] => US
[patent_app_date] => 2018-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10089
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15938819
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/938819 | Methods and apparatuses for aligning read data in a stacked semiconductor device | Mar 27, 2018 | Issued |
Array
(
[id] => 17876677
[patent_doc_number] => 11448684
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-20
[patent_title] => Power module
[patent_app_type] => utility
[patent_app_number] => 16/955773
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 10772
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16955773
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/955773 | Power module | Dec 21, 2017 | Issued |