
Amanda Karen Gurski
Examiner (ID: 11324, Phone: (571)270-5961 , Office: P/3623 )
| Most Active Art Unit | 3623 |
| Art Unit(s) | 3624, 3683, 3623, 3625 |
| Total Applications | 441 |
| Issued Applications | 121 |
| Pending Applications | 64 |
| Abandoned Applications | 268 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8956812
[patent_doc_number] => 08502594
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-06
[patent_title] => 'Bootstrap transistor circuit'
[patent_app_type] => utility
[patent_app_number] => 12/628945
[patent_app_country] => US
[patent_app_date] => 2009-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5757
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12628945
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/628945 | Bootstrap transistor circuit | Nov 30, 2009 | Issued |
Array
(
[id] => 6193650
[patent_doc_number] => 20110025404
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-03
[patent_title] => 'SWITCHES WITH VARIABLE CONTROL VOLTAGES'
[patent_app_type] => utility
[patent_app_number] => 12/623232
[patent_app_country] => US
[patent_app_date] => 2009-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7990
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0025/20110025404.pdf
[firstpage_image] =>[orig_patent_app_number] => 12623232
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/623232 | SWITCHES WITH VARIABLE CONTROL VOLTAGES | Nov 19, 2009 | Abandoned |
Array
(
[id] => 6414397
[patent_doc_number] => 20100141307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-10
[patent_title] => 'Frequency multiplier and method for frequency multiplying'
[patent_app_type] => utility
[patent_app_number] => 12/591375
[patent_app_country] => US
[patent_app_date] => 2009-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3485
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0141/20100141307.pdf
[firstpage_image] =>[orig_patent_app_number] => 12591375
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/591375 | Frequency multiplier and method for frequency multiplying | Nov 17, 2009 | Abandoned |
Array
(
[id] => 6146284
[patent_doc_number] => 20110018619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-27
[patent_title] => 'INTEGRATED NEGATIVE VOLTAGE GENERATOR'
[patent_app_type] => utility
[patent_app_number] => 12/618544
[patent_app_country] => US
[patent_app_date] => 2009-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5183
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20110018619.pdf
[firstpage_image] =>[orig_patent_app_number] => 12618544
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/618544 | INTEGRATED NEGATIVE VOLTAGE GENERATOR | Nov 12, 2009 | Abandoned |
Array
(
[id] => 5933474
[patent_doc_number] => 20110210781
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-01
[patent_title] => 'LEVEL SHIFTER'
[patent_app_type] => utility
[patent_app_number] => 13/063285
[patent_app_country] => US
[patent_app_date] => 2009-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2867
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0210/20110210781.pdf
[firstpage_image] =>[orig_patent_app_number] => 13063285
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/063285 | LEVEL SHIFTER | Sep 8, 2009 | Abandoned |
Array
(
[id] => 9390168
[patent_doc_number] => 08686778
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-01
[patent_title] => 'Integrated pulse-control and enable latch circuit'
[patent_app_type] => utility
[patent_app_number] => 12/546529
[patent_app_country] => US
[patent_app_date] => 2009-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 6335
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 269
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12546529
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/546529 | Integrated pulse-control and enable latch circuit | Aug 23, 2009 | Issued |
Array
(
[id] => 6551999
[patent_doc_number] => 20100045350
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-25
[patent_title] => 'Semiconductor Device and Amplification Device Generating Triangular Wave Synchronized with Clock Signal'
[patent_app_type] => utility
[patent_app_number] => 12/544336
[patent_app_country] => US
[patent_app_date] => 2009-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3168
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20100045350.pdf
[firstpage_image] =>[orig_patent_app_number] => 12544336
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/544336 | Semiconductor Device and Amplification Device Generating Triangular Wave Synchronized with Clock Signal | Aug 19, 2009 | Abandoned |
Array
(
[id] => 6217080
[patent_doc_number] => 20100052743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-04
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT AND CIRCUIT OPERATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/541358
[patent_app_country] => US
[patent_app_date] => 2009-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 19711
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0052/20100052743.pdf
[firstpage_image] =>[orig_patent_app_number] => 12541358
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/541358 | Semiconductor integrated circuit and circuit operation method | Aug 13, 2009 | Issued |
Array
(
[id] => 6146246
[patent_doc_number] => 20110018595
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-27
[patent_title] => 'METASTABILITY HARDENED SYNCHRONIZER CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/508577
[patent_app_country] => US
[patent_app_date] => 2009-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5248
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20110018595.pdf
[firstpage_image] =>[orig_patent_app_number] => 12508577
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/508577 | METASTABILITY HARDENED SYNCHRONIZER CIRCUIT | Jul 23, 2009 | Abandoned |
Array
(
[id] => 14399229
[patent_doc_number] => 10312910
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-04
[patent_title] => Integrated circuit connection device
[patent_app_type] => utility
[patent_app_number] => 13/055580
[patent_app_country] => US
[patent_app_date] => 2009-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2570
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13055580
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/055580 | Integrated circuit connection device | Jul 22, 2009 | Issued |
Array
(
[id] => 6605877
[patent_doc_number] => 20100033223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-11
[patent_title] => 'FLIP-FLOP CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/507824
[patent_app_country] => US
[patent_app_date] => 2009-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5254
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0033/20100033223.pdf
[firstpage_image] =>[orig_patent_app_number] => 12507824
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/507824 | FLIP-FLOP CIRCUIT | Jul 22, 2009 | Abandoned |
Array
(
[id] => 12013264
[patent_doc_number] => 09806593
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-31
[patent_title] => 'Drive circuit of power semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/059429
[patent_app_country] => US
[patent_app_date] => 2009-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 8835
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 348
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13059429
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/059429 | Drive circuit of power semiconductor device | Jul 21, 2009 | Issued |
Array
(
[id] => 6339206
[patent_doc_number] => 20100019803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-28
[patent_title] => 'OSCILLATION DETECTION CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/502417
[patent_app_country] => US
[patent_app_date] => 2009-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4322
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20100019803.pdf
[firstpage_image] =>[orig_patent_app_number] => 12502417
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/502417 | OSCILLATION DETECTION CIRCUIT | Jul 13, 2009 | Abandoned |
Array
(
[id] => 6091592
[patent_doc_number] => 20110001536
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-06
[patent_title] => 'STATIC LATCH'
[patent_app_type] => utility
[patent_app_number] => 12/496712
[patent_app_country] => US
[patent_app_date] => 2009-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3238
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20110001536.pdf
[firstpage_image] =>[orig_patent_app_number] => 12496712
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/496712 | STATIC LATCH | Jul 1, 2009 | Abandoned |
Array
(
[id] => 6330943
[patent_doc_number] => 20100327916
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-30
[patent_title] => 'FREQUENCY SYNTHESIZER NOISE REDUCTION'
[patent_app_type] => utility
[patent_app_number] => 12/491922
[patent_app_country] => US
[patent_app_date] => 2009-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6411
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0327/20100327916.pdf
[firstpage_image] =>[orig_patent_app_number] => 12491922
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/491922 | Frequency synthesizer noise reduction | Jun 24, 2009 | Issued |
Array
(
[id] => 5395541
[patent_doc_number] => 20090315604
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-24
[patent_title] => 'CLOCK SIGNAL GENERATION APPARATUS AND DISCRETE-TIME CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/483640
[patent_app_country] => US
[patent_app_date] => 2009-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 15267
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0315/20090315604.pdf
[firstpage_image] =>[orig_patent_app_number] => 12483640
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/483640 | CLOCK SIGNAL GENERATION APPARATUS AND DISCRETE-TIME CIRCUIT | Jun 11, 2009 | Abandoned |
Array
(
[id] => 5550305
[patent_doc_number] => 20090284291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-19
[patent_title] => 'COMPLEMENTARY SIGNAL GENERATION CIRCUIT AND SEMICONDUCTOR DEVICE COMPRISING SAME'
[patent_app_type] => utility
[patent_app_number] => 12/465823
[patent_app_country] => US
[patent_app_date] => 2009-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6761
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0284/20090284291.pdf
[firstpage_image] =>[orig_patent_app_number] => 12465823
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/465823 | COMPLEMENTARY SIGNAL GENERATION CIRCUIT AND SEMICONDUCTOR DEVICE COMPRISING SAME | May 13, 2009 | Abandoned |
Array
(
[id] => 5490570
[patent_doc_number] => 20090291641
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-26
[patent_title] => 'Mobile terminal and indoor/outdoor judgment method'
[patent_app_type] => utility
[patent_app_number] => 12/385992
[patent_app_country] => US
[patent_app_date] => 2009-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3827
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0291/20090291641.pdf
[firstpage_image] =>[orig_patent_app_number] => 12385992
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/385992 | Mobile terminal and indoor/outdoor judgment method | Apr 26, 2009 | Abandoned |
Array
(
[id] => 11540149
[patent_doc_number] => 09614575
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-04
[patent_title] => 'Direct coupled radio frequency (RF) transceiver front end'
[patent_app_type] => utility
[patent_app_number] => 12/385915
[patent_app_country] => US
[patent_app_date] => 2009-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 20
[patent_no_of_words] => 13828
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 357
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12385915
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/385915 | Direct coupled radio frequency (RF) transceiver front end | Apr 22, 2009 | Issued |
Array
(
[id] => 6539593
[patent_doc_number] => 20100271103
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-28
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/429172
[patent_app_country] => US
[patent_app_date] => 2009-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6100
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0271/20100271103.pdf
[firstpage_image] =>[orig_patent_app_number] => 12429172
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/429172 | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE | Apr 22, 2009 | Abandoned |