Amanda Karen Gurski

Array ( [id] => 8329372 [patent_doc_number] => 08237481 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-07 [patent_title] => 'Low power programmable clock delay generator with integrated decode function' [patent_app_type] => utility [patent_app_number] => 12/109728 [patent_app_country] => US [patent_app_date] => 2008-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1777 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 333 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12109728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9883503 [patent_doc_number] => 08970275 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2015-03-03 [patent_title] => 'Process compensated delay line' [patent_app_type] => utility [patent_app_number] => 12/107091 [patent_app_country] => US [patent_app_date] => 2008-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 3047 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12107091 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4716008 [patent_doc_number] => 20080238530 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'Semiconductor Device Generating Voltage for Temperature Compensation' [patent_app_type] => utility [patent_app_number] => 12/076991 [patent_app_country] => US [patent_app_date] => 2008-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 13649 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0238/20080238530.pdf [firstpage_image] =>[orig_patent_app_number] => 12076991 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4811141 [patent_doc_number] => 20080191772 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-14 [patent_title] => 'Clock Correction Circuit and Method' [patent_app_type] => utility [patent_app_number] => 12/028523 [patent_app_country] => US [patent_app_date] => 2008-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7809 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0191/20080191772.pdf [firstpage_image] =>[orig_patent_app_number] => 12028523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8083401 [patent_doc_number] => 08149022 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-03 [patent_title] => 'Digital delay line based frequency synthesizer' [patent_app_type] => utility [patent_app_number] => 12/021306 [patent_app_country] => US [patent_app_date] => 2008-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6882 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/149/08149022.pdf [firstpage_image] =>[orig_patent_app_number] => 12021306 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4953033 [patent_doc_number] => 20080186057 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-07 [patent_title] => 'LOW FREQUENCY DETECTOR INCLUDING COMMON INPUT VOLTAGE SENSOR' [patent_app_type] => utility [patent_app_number] => 12/020975 [patent_app_country] => US [patent_app_date] => 2008-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3621 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20080186057.pdf [firstpage_image] =>[orig_patent_app_number] => 12020975 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5341020 [patent_doc_number] => 20090179670 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-16 [patent_title] => 'PERFORMANCE INVERSION DETECTION CIRCUIT AND A DESIGN STRUCTURE FOR THE SAME' [patent_app_type] => utility [patent_app_number] => 12/014430 [patent_app_country] => US [patent_app_date] => 2008-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8000 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0179/20090179670.pdf [firstpage_image] =>[orig_patent_app_number] => 12014430 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4806269 [patent_doc_number] => 20080169847 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-17 [patent_title] => 'DRIVER AND DRIVER/RECEIVER SYSTEM' [patent_app_type] => utility [patent_app_number] => 11/972239 [patent_app_country] => US [patent_app_date] => 2008-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 12265 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0169/20080169847.pdf [firstpage_image] =>[orig_patent_app_number] => 11972239 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5579124 [patent_doc_number] => 20090174470 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-09 [patent_title] => 'LATCH-UP PROTECTION DEVICE' [patent_app_type] => utility [patent_app_number] => 11/971385 [patent_app_country] => US [patent_app_date] => 2008-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4157 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0174/20090174470.pdf [firstpage_image] =>[orig_patent_app_number] => 11971385 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4715968 [patent_doc_number] => 20080238490 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR DRIVING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/967547 [patent_app_country] => US [patent_app_date] => 2007-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4042 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0238/20080238490.pdf [firstpage_image] =>[orig_patent_app_number] => 11967547 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4963500 [patent_doc_number] => 20080106320 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-08 [patent_title] => 'Inverter Apparatus' [patent_app_type] => utility [patent_app_number] => 11/962608 [patent_app_country] => US [patent_app_date] => 2007-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4472 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0106/20080106320.pdf [firstpage_image] =>[orig_patent_app_number] => 11962608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4763149 [patent_doc_number] => 20080174359 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-24 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/942939 [patent_app_country] => US [patent_app_date] => 2007-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 13718 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0174/20080174359.pdf [firstpage_image] =>[orig_patent_app_number] => 11942939 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4897340 [patent_doc_number] => 20080116953 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-22 [patent_title] => 'FLIP-FLOP CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/943059 [patent_app_country] => US [patent_app_date] => 2007-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7239 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0116/20080116953.pdf [firstpage_image] =>[orig_patent_app_number] => 11943059 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4864364 [patent_doc_number] => 20080143423 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-19 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT AND MANUFACTURING METHOD THEREFOR' [patent_app_type] => utility [patent_app_number] => 11/943095 [patent_app_country] => US [patent_app_date] => 2007-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 20518 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0143/20080143423.pdf [firstpage_image] =>[orig_patent_app_number] => 11943095 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8808531 [patent_doc_number] => 08446187 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-05-21 [patent_title] => 'Apparatus and method for power-on reset circuit with current comparison' [patent_app_type] => utility [patent_app_number] => 11/941858 [patent_app_country] => US [patent_app_date] => 2007-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 2258 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 502 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11941858 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4902192 [patent_doc_number] => 20080111605 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-15 [patent_title] => 'RESET CIRCUIT OF HIGH VOLTAGE CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/939431 [patent_app_country] => US [patent_app_date] => 2007-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3029 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0111/20080111605.pdf [firstpage_image] =>[orig_patent_app_number] => 11939431 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4749771 [patent_doc_number] => 20080157842 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-03 [patent_title] => 'MTCMOS Flip-Flop Circuit' [patent_app_type] => utility [patent_app_number] => 11/929933 [patent_app_country] => US [patent_app_date] => 2007-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3209 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0157/20080157842.pdf [firstpage_image] =>[orig_patent_app_number] => 11929933 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4891267 [patent_doc_number] => 20080100364 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-01 [patent_title] => 'Multiphase clock generation circuit' [patent_app_type] => utility [patent_app_number] => 11/976855 [patent_app_country] => US [patent_app_date] => 2007-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7743 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0100/20080100364.pdf [firstpage_image] =>[orig_patent_app_number] => 11976855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5328428 [patent_doc_number] => 20090108905 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-30 [patent_title] => 'Dynamic NP-swappable body bias circuit' [patent_app_type] => utility [patent_app_number] => 11/976445 [patent_app_country] => US [patent_app_date] => 2007-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1529 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0108/20090108905.pdf [firstpage_image] =>[orig_patent_app_number] => 11976445 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5320476 [patent_doc_number] => 20090058466 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-05 [patent_title] => 'DIFFERENTIAL PAIR CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/848859 [patent_app_country] => US [patent_app_date] => 2007-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5821 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0058/20090058466.pdf [firstpage_image] =>[orig_patent_app_number] => 11848859 [rel_patent_id] =>[rel_patent_doc_number] =>)