Amanda Karen Gurski

Array ( [id] => 93562 [patent_doc_number] => 07733145 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-08 [patent_title] => 'Nonvolatile latch circuit and nonvolatile flip-flop circuit' [patent_app_type] => utility [patent_app_number] => 11/848864 [patent_app_country] => US [patent_app_date] => 2007-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 22 [patent_no_of_words] => 7476 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 456 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/733/07733145.pdf [firstpage_image] =>[orig_patent_app_number] => 11848864 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4478007 [patent_doc_number] => 07868670 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-01-11 [patent_title] => 'Phase-locked loop (PLL) circuit and method' [patent_app_type] => utility [patent_app_number] => 11/842004 [patent_app_country] => US [patent_app_date] => 2007-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1680 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 296 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/868/07868670.pdf [firstpage_image] =>[orig_patent_app_number] => 11842004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5444622 [patent_doc_number] => 20090045848 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-19 [patent_title] => 'PHASE-FREQUENCY DETECTOR WITH HIGH JITTER TOLERANCE' [patent_app_type] => utility [patent_app_number] => 11/839018 [patent_app_country] => US [patent_app_date] => 2007-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2118 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20090045848.pdf [firstpage_image] =>[orig_patent_app_number] => 11839018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4749765 [patent_doc_number] => 20080157836 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-03 [patent_title] => 'DELAY FIXING LOOP CIRCUIT FOR REDUCING SKEW BETWEEN EXTERNAL AND INTERNAL CLOCKS OR BETWEEN EXTERNAL CLOCK AND DATA, AND A CLOCK LOCKING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 11/778816 [patent_app_country] => US [patent_app_date] => 2007-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5060 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0157/20080157836.pdf [firstpage_image] =>[orig_patent_app_number] => 11778816 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4769313 [patent_doc_number] => 20080054971 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-06 [patent_title] => 'PULSE WIDTH MODULATION CONTROL CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/774242 [patent_app_country] => US [patent_app_date] => 2007-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2441 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0054/20080054971.pdf [firstpage_image] =>[orig_patent_app_number] => 11774242 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4731762 [patent_doc_number] => 20080048740 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-28 [patent_title] => 'METHOD AND APPARATUS FOR GENERATING CLOCK SIGNAL' [patent_app_type] => utility [patent_app_number] => 11/773940 [patent_app_country] => US [patent_app_date] => 2007-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1879 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0048/20080048740.pdf [firstpage_image] =>[orig_patent_app_number] => 11773940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5346695 [patent_doc_number] => 20090002056 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-01 [patent_title] => 'ACTIVE RESISTANCE CIRCUIT WITH CONTROLLABLE TEMPERATURE COEFFICIENT' [patent_app_type] => utility [patent_app_number] => 11/772190 [patent_app_country] => US [patent_app_date] => 2007-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2000 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0002/20090002056.pdf [firstpage_image] =>[orig_patent_app_number] => 11772190 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1077517 [patent_doc_number] => 07616034 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-11-10 [patent_title] => 'Circuit for controlling data output' [patent_app_type] => utility [patent_app_number] => 11/770880 [patent_app_country] => US [patent_app_date] => 2007-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 5067 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/616/07616034.pdf [firstpage_image] =>[orig_patent_app_number] => 11770880 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4757159 [patent_doc_number] => 20080309384 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-18 [patent_title] => 'Initialization Circuitry Having Fuse Leakage Current Tolerance' [patent_app_type] => utility [patent_app_number] => 11/762317 [patent_app_country] => US [patent_app_date] => 2007-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5215 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0309/20080309384.pdf [firstpage_image] =>[orig_patent_app_number] => 11762317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4708703 [patent_doc_number] => 20080297229 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-04 [patent_title] => 'LOW POWER CMOS VOLTAGE REFERENCE CIRCUITS' [patent_app_type] => utility [patent_app_number] => 11/756023 [patent_app_country] => US [patent_app_date] => 2007-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3080 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0297/20080297229.pdf [firstpage_image] =>[orig_patent_app_number] => 11756023 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4715991 [patent_doc_number] => 20080238513 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-02 [patent_title] => 'Hysteresis Circuit Without Static Quiescent Current' [patent_app_type] => utility [patent_app_number] => 11/693657 [patent_app_country] => US [patent_app_date] => 2007-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3415 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0238/20080238513.pdf [firstpage_image] =>[orig_patent_app_number] => 11693657 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5163707 [patent_doc_number] => 20070285291 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-13 [patent_title] => 'Binarization circuit' [patent_app_type] => utility [patent_app_number] => 11/717169 [patent_app_country] => US [patent_app_date] => 2007-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 8891 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0285/20070285291.pdf [firstpage_image] =>[orig_patent_app_number] => 11717169 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4817491 [patent_doc_number] => 20080224750 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-18 [patent_title] => 'Digital delay architecture' [patent_app_type] => utility [patent_app_number] => 11/717427 [patent_app_country] => US [patent_app_date] => 2007-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4888 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0224/20080224750.pdf [firstpage_image] =>[orig_patent_app_number] => 11717427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 304137 [patent_doc_number] => 07535278 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-05-19 [patent_title] => 'Circuits and methods of using parallel counter controlled delay lines to generate a clock signal' [patent_app_type] => utility [patent_app_number] => 11/717810 [patent_app_country] => US [patent_app_date] => 2007-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 4514 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 254 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/535/07535278.pdf [firstpage_image] =>[orig_patent_app_number] => 11717810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5084087 [patent_doc_number] => 20070274138 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-29 [patent_title] => 'REFERENCE VOLTAGE GENERATING CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/684183 [patent_app_country] => US [patent_app_date] => 2007-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3957 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0274/20070274138.pdf [firstpage_image] =>[orig_patent_app_number] => 11684183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4930867 [patent_doc_number] => 20080001642 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-03 [patent_title] => 'DELAY-LOCKED LOOP APPARATUS ADJUSTING INTERNAL CLOCK SIGNAL IN SYNCHRONIZATION WITH EXTERNAL CLOCK SIGNAL' [patent_app_type] => utility [patent_app_number] => 11/683528 [patent_app_country] => US [patent_app_date] => 2007-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3667 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20080001642.pdf [firstpage_image] =>[orig_patent_app_number] => 11683528 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4843728 [patent_doc_number] => 20080180136 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-31 [patent_title] => 'Pre-charge sample-and-hold circuit' [patent_app_type] => utility [patent_app_number] => 11/715476 [patent_app_country] => US [patent_app_date] => 2007-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1803 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0180/20080180136.pdf [firstpage_image] =>[orig_patent_app_number] => 11715476 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 319257 [patent_doc_number] => 07521970 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-21 [patent_title] => 'High voltage tolerant input buffer' [patent_app_type] => utility [patent_app_number] => 11/683855 [patent_app_country] => US [patent_app_date] => 2007-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3817 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/521/07521970.pdf [firstpage_image] =>[orig_patent_app_number] => 11683855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8306556 [patent_doc_number] => 08228096 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-24 [patent_title] => 'Circuit and method for current-mode output driver with pre-emphasis' [patent_app_type] => utility [patent_app_number] => 11/712914 [patent_app_country] => US [patent_app_date] => 2007-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5844 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11712914 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 300380 [patent_doc_number] => 07538584 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-05-26 [patent_title] => 'Sense amplifier' [patent_app_type] => utility [patent_app_number] => 11/712465 [patent_app_country] => US [patent_app_date] => 2007-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4369 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 304 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/538/07538584.pdf [firstpage_image] =>[orig_patent_app_number] => 11712465 [rel_patent_id] =>[rel_patent_doc_number] =>)