Amanda Lee Bailey

Array ( [id] => 4763851 [patent_doc_number] => 20080175062 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-24 [patent_title] => 'Integrated flash memory systems and methods for load compensation' [patent_app_type] => utility [patent_app_number] => 11/655901 [patent_app_country] => US [patent_app_date] => 2007-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7985 [patent_no_of_claims] => 64 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0175/20080175062.pdf [firstpage_image] =>[orig_patent_app_number] => 11655901 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5099968 [patent_doc_number] => 20070183229 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-09 [patent_title] => 'Multi chip package and related method' [patent_app_type] => utility [patent_app_number] => 11/655161 [patent_app_country] => US [patent_app_date] => 2007-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1320 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0183/20070183229.pdf [firstpage_image] =>[orig_patent_app_number] => 11655161 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4969866 [patent_doc_number] => 20070109868 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-17 [patent_title] => 'Word Line Driving Circuit of Semiconductor Memory Device' [patent_app_type] => utility [patent_app_number] => 11/618984 [patent_app_country] => US [patent_app_date] => 2007-01-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2385 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0109/20070109868.pdf [firstpage_image] =>[orig_patent_app_number] => 11618984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4467835 [patent_doc_number] => 07936595 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-03 [patent_title] => 'Close shaped magnetic multi-layer film comprising or not comprising a metal core and the manufacture method and the application of the same' [patent_app_type] => utility [patent_app_number] => 12/159657 [patent_app_country] => US [patent_app_date] => 2006-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 25 [patent_no_of_words] => 23771 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/936/07936595.pdf [firstpage_image] =>[orig_patent_app_number] => 12159657 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4587734 [patent_doc_number] => 07835219 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-16 [patent_title] => 'Multi-port memory device' [patent_app_type] => utility [patent_app_number] => 11/647617 [patent_app_country] => US [patent_app_date] => 2006-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 4736 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/835/07835219.pdf [firstpage_image] =>[orig_patent_app_number] => 11647617 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7017 [patent_doc_number] => 07813184 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-10-12 [patent_title] => 'Multi-block memory device erasing methods and related memory devices' [patent_app_type] => utility [patent_app_number] => 11/614413 [patent_app_country] => US [patent_app_date] => 2006-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 6980 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/813/07813184.pdf [firstpage_image] =>[orig_patent_app_number] => 11614413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8362596 [patent_doc_number] => 08251663 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-28 [patent_title] => 'Impeller for a pump unit and associated pump unit' [patent_app_type] => utility [patent_app_number] => 12/158462 [patent_app_country] => US [patent_app_date] => 2006-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3378 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12158462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 153794 [patent_doc_number] => 07684231 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-23 [patent_title] => 'Methods and apparatus for low power SRAM based on stored data' [patent_app_type] => utility [patent_app_number] => 11/609631 [patent_app_country] => US [patent_app_date] => 2006-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3005 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/684/07684231.pdf [firstpage_image] =>[orig_patent_app_number] => 11609631 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5021175 [patent_doc_number] => 20070147141 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'HIGH-SPEED WRITABLE SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 11/609503 [patent_app_country] => US [patent_app_date] => 2006-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 14890 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20070147141.pdf [firstpage_image] =>[orig_patent_app_number] => 11609503 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 289862 [patent_doc_number] => 07548481 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-06-16 [patent_title] => 'Method and apparatus for dynamic power adjustment in a memory subsystem' [patent_app_type] => utility [patent_app_number] => 11/608743 [patent_app_country] => US [patent_app_date] => 2006-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3291 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/548/07548481.pdf [firstpage_image] =>[orig_patent_app_number] => 11608743 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5223983 [patent_doc_number] => 20070253249 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-01 [patent_title] => 'Multi-bit nonvolatile memory device and related programming method' [patent_app_type] => utility [patent_app_number] => 11/607991 [patent_app_country] => US [patent_app_date] => 2006-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 32 [patent_no_of_words] => 9712 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0253/20070253249.pdf [firstpage_image] =>[orig_patent_app_number] => 11607991 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 335307 [patent_doc_number] => 07508721 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-24 [patent_title] => 'Use of data latches in multi-phase programming of non-volatile memories' [patent_app_type] => utility [patent_app_number] => 11/566583 [patent_app_country] => US [patent_app_date] => 2006-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 33 [patent_no_of_words] => 14334 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/508/07508721.pdf [firstpage_image] =>[orig_patent_app_number] => 11566583 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 862629 [patent_doc_number] => 07372767 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-13 [patent_title] => 'Nonvolatile semiconductor memory device having multi-level memory cells and page buffer used therefor' [patent_app_type] => utility [patent_app_number] => 11/607027 [patent_app_country] => US [patent_app_date] => 2006-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 14439 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/372/07372767.pdf [firstpage_image] =>[orig_patent_app_number] => 11607027 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 585782 [patent_doc_number] => 07460403 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-02 [patent_title] => 'Flash memory devices and methods of operating the same' [patent_app_type] => utility [patent_app_number] => 11/606283 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 7241 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/460/07460403.pdf [firstpage_image] =>[orig_patent_app_number] => 11606283 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 331526 [patent_doc_number] => 07512026 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-31 [patent_title] => 'Sense amplifying circuit capable of operating with lower voltage and nonvolatile memory device including the same' [patent_app_type] => utility [patent_app_number] => 11/606291 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8198 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/512/07512026.pdf [firstpage_image] =>[orig_patent_app_number] => 11606291 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 594389 [patent_doc_number] => 07443718 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-28 [patent_title] => 'Magnetic memory device' [patent_app_type] => utility [patent_app_number] => 11/606187 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 33 [patent_no_of_words] => 11127 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/443/07443718.pdf [firstpage_image] =>[orig_patent_app_number] => 11606187 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4831834 [patent_doc_number] => 20080130380 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-05 [patent_title] => 'Single-port SRAM with improved read and write margins' [patent_app_type] => utility [patent_app_number] => 11/607509 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4293 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0130/20080130380.pdf [firstpage_image] =>[orig_patent_app_number] => 11607509 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4831832 [patent_doc_number] => 20080130378 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-05 [patent_title] => 'MEMORY DEVICE AND METHOD FOR PERFORMING WRITE OPERATIONS IN SUCH A MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 11/606357 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6078 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0130/20080130378.pdf [firstpage_image] =>[orig_patent_app_number] => 11606357 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5170320 [patent_doc_number] => 20070070751 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-29 [patent_title] => 'Bit line sense amplifier control circuit' [patent_app_type] => utility [patent_app_number] => 11/604764 [patent_app_country] => US [patent_app_date] => 2006-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2068 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0070/20070070751.pdf [firstpage_image] =>[orig_patent_app_number] => 11604764 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8374257 [patent_doc_number] => 08257046 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-04 [patent_title] => 'Turbine rotor blade, turbine rotor and steam turbine equipped with the same' [patent_app_type] => utility [patent_app_number] => 12/095462 [patent_app_country] => US [patent_app_date] => 2006-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 5975 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12095462 [rel_patent_id] =>[rel_patent_doc_number] =>)