
Amanda Lee Bailey
Examiner (ID: 3862)
| Most Active Art Unit | 3673 |
| Art Unit(s) | 3673 |
| Total Applications | 484 |
| Issued Applications | 252 |
| Pending Applications | 47 |
| Abandoned Applications | 193 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7616101
[patent_doc_number] => 06947343
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-20
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 10/780925
[patent_app_country] => US
[patent_app_date] => 2004-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5715
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/947/06947343.pdf
[firstpage_image] =>[orig_patent_app_number] => 10780925
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/780925 | Semiconductor memory device | Feb 18, 2004 | Issued |
Array
(
[id] => 7413915
[patent_doc_number] => 20040228177
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-18
[patent_title] => 'Nonvolatile semiconductor memory device and writing method thereto'
[patent_app_type] => new
[patent_app_number] => 10/780721
[patent_app_country] => US
[patent_app_date] => 2004-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 21011
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0228/20040228177.pdf
[firstpage_image] =>[orig_patent_app_number] => 10780721
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/780721 | Nonvolatile semiconductor memory device and writing method thereto | Feb 18, 2004 | Issued |
Array
(
[id] => 949464
[patent_doc_number] => 06963500
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-08
[patent_title] => 'Magnetic tunneling junction cell array with shared reference layer for MRAM applications'
[patent_app_type] => utility
[patent_app_number] => 10/781131
[patent_app_country] => US
[patent_app_date] => 2004-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 7488
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/963/06963500.pdf
[firstpage_image] =>[orig_patent_app_number] => 10781131
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/781131 | Magnetic tunneling junction cell array with shared reference layer for MRAM applications | Feb 16, 2004 | Issued |
Array
(
[id] => 7306377
[patent_doc_number] => 20040141397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-22
[patent_title] => 'Asynchronous interface circuit and method for a pseudo-static memory device'
[patent_app_type] => new
[patent_app_number] => 10/754658
[patent_app_country] => US
[patent_app_date] => 2004-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3927
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0141/20040141397.pdf
[firstpage_image] =>[orig_patent_app_number] => 10754658
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/754658 | Asynchronous interface circuit and method for a pseudo-static memory device | Jan 7, 2004 | Issued |
Array
(
[id] => 775973
[patent_doc_number] => 07002823
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-02-21
[patent_title] => 'Content addressable memory with simultaneous write and compare function'
[patent_app_type] => utility
[patent_app_number] => 10/752889
[patent_app_country] => US
[patent_app_date] => 2004-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 41
[patent_no_of_words] => 25406
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/002/07002823.pdf
[firstpage_image] =>[orig_patent_app_number] => 10752889
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/752889 | Content addressable memory with simultaneous write and compare function | Jan 6, 2004 | Issued |
Array
(
[id] => 7616142
[patent_doc_number] => 06947302
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-20
[patent_title] => 'Multi-match detection circuit for use with content-addressable memories'
[patent_app_type] => utility
[patent_app_number] => 10/751667
[patent_app_country] => US
[patent_app_date] => 2004-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4214
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/947/06947302.pdf
[firstpage_image] =>[orig_patent_app_number] => 10751667
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/751667 | Multi-match detection circuit for use with content-addressable memories | Jan 5, 2004 | Issued |
Array
(
[id] => 7293457
[patent_doc_number] => 20040213032
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-28
[patent_title] => 'Ferroelectric memory device'
[patent_app_type] => new
[patent_app_number] => 10/747523
[patent_app_country] => US
[patent_app_date] => 2003-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6409
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0213/20040213032.pdf
[firstpage_image] =>[orig_patent_app_number] => 10747523
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/747523 | Ferroelectric memory device | Dec 29, 2003 | Issued |
Array
(
[id] => 684185
[patent_doc_number] => 07082053
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-07-25
[patent_title] => 'Non-volatile latch with magnetic junctions'
[patent_app_type] => utility
[patent_app_number] => 10/745725
[patent_app_country] => US
[patent_app_date] => 2003-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 7595
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/082/07082053.pdf
[firstpage_image] =>[orig_patent_app_number] => 10745725
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/745725 | Non-volatile latch with magnetic junctions | Dec 23, 2003 | Issued |
Array
(
[id] => 6995397
[patent_doc_number] => 20050135175
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-23
[patent_title] => 'SRAM with temperature-dependent voltage control in sleep mode'
[patent_app_type] => utility
[patent_app_number] => 10/745429
[patent_app_country] => US
[patent_app_date] => 2003-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4744
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0135/20050135175.pdf
[firstpage_image] =>[orig_patent_app_number] => 10745429
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/745429 | SRAM with temperature-dependent voltage control in sleep mode | Dec 21, 2003 | Issued |
Array
(
[id] => 762043
[patent_doc_number] => 07016229
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-21
[patent_title] => 'Page buffer for NAND flash memory'
[patent_app_type] => utility
[patent_app_number] => 10/737625
[patent_app_country] => US
[patent_app_date] => 2003-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2482
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/016/07016229.pdf
[firstpage_image] =>[orig_patent_app_number] => 10737625
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/737625 | Page buffer for NAND flash memory | Dec 15, 2003 | Issued |
Array
(
[id] => 997776
[patent_doc_number] => 06914795
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-07-05
[patent_title] => 'Content addressable memory with selective error logging'
[patent_app_type] => utility
[patent_app_number] => 10/734666
[patent_app_country] => US
[patent_app_date] => 2003-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 40
[patent_no_of_words] => 25662
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/914/06914795.pdf
[firstpage_image] =>[orig_patent_app_number] => 10734666
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/734666 | Content addressable memory with selective error logging | Dec 11, 2003 | Issued |
Array
(
[id] => 7146374
[patent_doc_number] => 20040170061
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-02
[patent_title] => 'Method and device for programming an electrically programmable non-volatile semiconductor memory'
[patent_app_type] => new
[patent_app_number] => 10/729829
[patent_app_country] => US
[patent_app_date] => 2003-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7801
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0170/20040170061.pdf
[firstpage_image] =>[orig_patent_app_number] => 10729829
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/729829 | Method and device for programming an electrically programmable non-volatile semiconductor memory | Dec 4, 2003 | Issued |
Array
(
[id] => 7463614
[patent_doc_number] => 20040120193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-24
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => new
[patent_app_number] => 10/727829
[patent_app_country] => US
[patent_app_date] => 2003-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7243
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0120/20040120193.pdf
[firstpage_image] =>[orig_patent_app_number] => 10727829
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/727829 | Semiconductor memory device | Dec 3, 2003 | Issued |
Array
(
[id] => 7415278
[patent_doc_number] => 20040264228
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-30
[patent_title] => 'Small size ROM'
[patent_app_type] => new
[patent_app_number] => 10/717223
[patent_app_country] => US
[patent_app_date] => 2003-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3062
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0264/20040264228.pdf
[firstpage_image] =>[orig_patent_app_number] => 10717223
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/717223 | Small size ROM | Nov 18, 2003 | Issued |
Array
(
[id] => 1104533
[patent_doc_number] => 06816406
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-09
[patent_title] => 'Magnetic memory configuration'
[patent_app_type] => B2
[patent_app_number] => 10/715023
[patent_app_country] => US
[patent_app_date] => 2003-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 3757
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/816/06816406.pdf
[firstpage_image] =>[orig_patent_app_number] => 10715023
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/715023 | Magnetic memory configuration | Nov 16, 2003 | Issued |
Array
(
[id] => 7465299
[patent_doc_number] => 20040095840
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-20
[patent_title] => 'Mechanism for efficient wearout counters in destructive readout memory'
[patent_app_type] => new
[patent_app_number] => 10/712432
[patent_app_country] => US
[patent_app_date] => 2003-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2821
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 28
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0095/20040095840.pdf
[firstpage_image] =>[orig_patent_app_number] => 10712432
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/712432 | Mechanism for efficient wearout counters in destructive readout memory | Nov 11, 2003 | Issued |
Array
(
[id] => 7628747
[patent_doc_number] => 06819613
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-16
[patent_title] => 'Semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 10/692811
[patent_app_country] => US
[patent_app_date] => 2003-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 13794
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 5
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/819/06819613.pdf
[firstpage_image] =>[orig_patent_app_number] => 10692811
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/692811 | Semiconductor device | Oct 26, 2003 | Issued |
Array
(
[id] => 964906
[patent_doc_number] => 06950333
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-27
[patent_title] => 'Magnetic memory and method for driving the same, and magnetic memory device using the same'
[patent_app_type] => utility
[patent_app_number] => 10/695731
[patent_app_country] => US
[patent_app_date] => 2003-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 40
[patent_no_of_words] => 12547
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/950/06950333.pdf
[firstpage_image] =>[orig_patent_app_number] => 10695731
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/695731 | Magnetic memory and method for driving the same, and magnetic memory device using the same | Oct 23, 2003 | Issued |
Array
(
[id] => 1038952
[patent_doc_number] => 06873549
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-29
[patent_title] => 'Writable tracking cells'
[patent_app_type] => utility
[patent_app_number] => 10/692922
[patent_app_country] => US
[patent_app_date] => 2003-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 11231
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/873/06873549.pdf
[firstpage_image] =>[orig_patent_app_number] => 10692922
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/692922 | Writable tracking cells | Oct 22, 2003 | Issued |
Array
(
[id] => 7614400
[patent_doc_number] => 06898130
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-24
[patent_title] => 'Semiconductor memory device and defect remedying method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/683260
[patent_app_country] => US
[patent_app_date] => 2003-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 117
[patent_figures_cnt] => 162
[patent_no_of_words] => 51626
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/898/06898130.pdf
[firstpage_image] =>[orig_patent_app_number] => 10683260
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/683260 | Semiconductor memory device and defect remedying method thereof | Oct 13, 2003 | Issued |