Amanda Lee Bailey

Array ( [id] => 1185315 [patent_doc_number] => 06738288 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-18 [patent_title] => 'Semiconductor memory' [patent_app_type] => B2 [patent_app_number] => 10/459427 [patent_app_country] => US [patent_app_date] => 2003-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 10481 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/738/06738288.pdf [firstpage_image] =>[orig_patent_app_number] => 10459427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1127015 [patent_doc_number] => 06795358 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-21 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => B2 [patent_app_number] => 10/459625 [patent_app_country] => US [patent_app_date] => 2003-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 32 [patent_no_of_words] => 15653 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/795/06795358.pdf [firstpage_image] =>[orig_patent_app_number] => 10459625 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1194877 [patent_doc_number] => 06731535 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-04 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => B1 [patent_app_number] => 10/455523 [patent_app_country] => US [patent_app_date] => 2003-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 50 [patent_figures_cnt] => 52 [patent_no_of_words] => 20766 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/731/06731535.pdf [firstpage_image] =>[orig_patent_app_number] => 10455523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6724133 [patent_doc_number] => 20030206445 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-06 [patent_title] => 'Flash memory with nanocrystalline silicon film floating gate' [patent_app_type] => new [patent_app_number] => 10/453324 [patent_app_country] => US [patent_app_date] => 2003-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3118 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20030206445.pdf [firstpage_image] =>[orig_patent_app_number] => 10453324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1227301 [patent_doc_number] => 06700810 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-02 [patent_title] => 'Content addressable memory with error detection signaling' [patent_app_type] => B1 [patent_app_number] => 10/453276 [patent_app_country] => US [patent_app_date] => 2003-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 34 [patent_no_of_words] => 22039 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/700/06700810.pdf [firstpage_image] =>[orig_patent_app_number] => 10453276 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1199262 [patent_doc_number] => 06728124 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-04-27 [patent_title] => 'Content addressable memory with error detection signaling' [patent_app_type] => B1 [patent_app_number] => 10/453719 [patent_app_country] => US [patent_app_date] => 2003-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 34 [patent_no_of_words] => 22056 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/728/06728124.pdf [firstpage_image] =>[orig_patent_app_number] => 10453719 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1130996 [patent_doc_number] => 06791886 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-09-14 [patent_title] => 'SRAM cell with bootstrapped power line' [patent_app_type] => B1 [patent_app_number] => 10/448723 [patent_app_country] => US [patent_app_date] => 2003-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2048 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/791/06791886.pdf [firstpage_image] =>[orig_patent_app_number] => 10448723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1234513 [patent_doc_number] => 06693834 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-17 [patent_title] => 'Device and method for detecting alignment of bit lines and bit line contacts in DRAM devices' [patent_app_type] => B1 [patent_app_number] => 10/448727 [patent_app_country] => US [patent_app_date] => 2003-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2669 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/693/06693834.pdf [firstpage_image] =>[orig_patent_app_number] => 10448727 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7626104 [patent_doc_number] => 06768662 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-27 [patent_title] => 'Semiconductor memory device including an SOI substrate' [patent_app_type] => B2 [patent_app_number] => 10/421928 [patent_app_country] => US [patent_app_date] => 2003-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 63 [patent_figures_cnt] => 94 [patent_no_of_words] => 24233 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 11 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/768/06768662.pdf [firstpage_image] =>[orig_patent_app_number] => 10421928 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7418754 [patent_doc_number] => 20040208036 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-21 [patent_title] => 'Static random access memory system with compensating-circuit for bitline leakage' [patent_app_type] => new [patent_app_number] => 10/419223 [patent_app_country] => US [patent_app_date] => 2003-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6708 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0208/20040208036.pdf [firstpage_image] =>[orig_patent_app_number] => 10419223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1158274 [patent_doc_number] => 06771535 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-03 [patent_title] => 'Semiconductor device' [patent_app_type] => B2 [patent_app_number] => 10/412423 [patent_app_country] => US [patent_app_date] => 2003-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 23 [patent_no_of_words] => 7637 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/771/06771535.pdf [firstpage_image] =>[orig_patent_app_number] => 10412423 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7623012 [patent_doc_number] => 06687153 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-02-03 [patent_title] => 'Programming a phase-change material memory' [patent_app_type] => B2 [patent_app_number] => 10/404171 [patent_app_country] => US [patent_app_date] => 2003-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 3585 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/687/06687153.pdf [firstpage_image] =>[orig_patent_app_number] => 10404171 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7338242 [patent_doc_number] => 20040190365 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-30 [patent_title] => 'SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY DEVICE HAVING MEMORY COMMAND CANCEL FUNCTION' [patent_app_type] => new [patent_app_number] => 10/249273 [patent_app_country] => US [patent_app_date] => 2003-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4541 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0190/20040190365.pdf [firstpage_image] =>[orig_patent_app_number] => 10249273 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6728847 [patent_doc_number] => 20030185037 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-02 [patent_title] => 'Virtual ground semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/390770 [patent_app_country] => US [patent_app_date] => 2003-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 11977 [patent_no_of_claims] => 55 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0185/20030185037.pdf [firstpage_image] =>[orig_patent_app_number] => 10390770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 997876 [patent_doc_number] => 06914845 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-05 [patent_title] => 'Semiconductor device saving data in non-volatile manner during standby' [patent_app_type] => utility [patent_app_number] => 10/390027 [patent_app_country] => US [patent_app_date] => 2003-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 20 [patent_no_of_words] => 10613 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/914/06914845.pdf [firstpage_image] =>[orig_patent_app_number] => 10390027 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6795677 [patent_doc_number] => 20030174550 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-09-18 [patent_title] => 'LATENCY TIME CIRCUIT FOR AN S-DRAM' [patent_app_type] => new [patent_app_number] => 10/249029 [patent_app_country] => US [patent_app_date] => 2003-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 8789 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0174/20030174550.pdf [firstpage_image] =>[orig_patent_app_number] => 10249029 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6855118 [patent_doc_number] => 20030128619 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-10 [patent_title] => 'Synchronous flash memory with virtual segment architecture' [patent_app_type] => new [patent_app_number] => 10/368874 [patent_app_country] => US [patent_app_date] => 2003-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5974 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20030128619.pdf [firstpage_image] =>[orig_patent_app_number] => 10368874 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6759927 [patent_doc_number] => 20030123288 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-03 [patent_title] => 'Synchronous flash memory with virtual segment architecture' [patent_app_type] => new [patent_app_number] => 10/369010 [patent_app_country] => US [patent_app_date] => 2003-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5973 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20030123288.pdf [firstpage_image] =>[orig_patent_app_number] => 10369010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1288152 [patent_doc_number] => 06643167 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-04 [patent_title] => 'Semiconductor memory' [patent_app_type] => B2 [patent_app_number] => 10/350221 [patent_app_country] => US [patent_app_date] => 2003-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 37 [patent_no_of_words] => 17626 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/643/06643167.pdf [firstpage_image] =>[orig_patent_app_number] => 10350221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1212476 [patent_doc_number] => 06714449 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-30 [patent_title] => 'Sense amplifier suitable for analogue voltage levels' [patent_app_type] => B2 [patent_app_number] => 10/350874 [patent_app_country] => US [patent_app_date] => 2003-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 11244 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/714/06714449.pdf [firstpage_image] =>[orig_patent_app_number] => 10350874 [rel_patent_id] =>[rel_patent_doc_number] =>)