
Amber D. Steele
Examiner (ID: 5727, Phone: (571)272-5538 , Office: P/1676 )
| Most Active Art Unit | 1658 |
| Art Unit(s) | 1676, 1639, 1654, 1658 |
| Total Applications | 1273 |
| Issued Applications | 621 |
| Pending Applications | 157 |
| Abandoned Applications | 533 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18016112
[patent_doc_number] => 11508415
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-22
[patent_title] => Semiconductor memory package structure and semiconductor memory system
[patent_app_type] => utility
[patent_app_number] => 17/200911
[patent_app_country] => US
[patent_app_date] => 2021-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 12454
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17200911
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/200911 | Semiconductor memory package structure and semiconductor memory system | Mar 14, 2021 | Issued |
Array
(
[id] => 17870456
[patent_doc_number] => 20220293193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => NAND SENSING CIRCUIT AND TECHNIQUE FOR READ-DISTURB MITIGATION
[patent_app_type] => utility
[patent_app_number] => 17/202133
[patent_app_country] => US
[patent_app_date] => 2021-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9409
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17202133
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/202133 | NAND sensing circuit and technique for read-disturb mitigation | Mar 14, 2021 | Issued |
Array
(
[id] => 17870447
[patent_doc_number] => 20220293184
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => TEMPERATURE-DEPENDENT OPERATIONS IN A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/200607
[patent_app_country] => US
[patent_app_date] => 2021-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5988
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17200607
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/200607 | Temperature-dependent operations in a memory device | Mar 11, 2021 | Issued |
Array
(
[id] => 16920148
[patent_doc_number] => 20210193240
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-24
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/197090
[patent_app_country] => US
[patent_app_date] => 2021-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12760
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17197090
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/197090 | Semiconductor memory device | Mar 9, 2021 | Issued |
Array
(
[id] => 17941499
[patent_doc_number] => 11475958
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-18
[patent_title] => Negative bit line biasing during quick pass write programming
[patent_app_type] => utility
[patent_app_number] => 17/192598
[patent_app_country] => US
[patent_app_date] => 2021-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 31
[patent_no_of_words] => 14011
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17192598
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/192598 | Negative bit line biasing during quick pass write programming | Mar 3, 2021 | Issued |
Array
(
[id] => 17447887
[patent_doc_number] => 20220068392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => STORAGE DEVICE AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/190226
[patent_app_country] => US
[patent_app_date] => 2021-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15387
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17190226
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/190226 | Storage device and method of operating the same | Mar 1, 2021 | Issued |
Array
(
[id] => 17634331
[patent_doc_number] => 11345037
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Safety system for integrated human/robotic environments
[patent_app_type] => utility
[patent_app_number] => 17/182796
[patent_app_country] => US
[patent_app_date] => 2021-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 15441
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17182796
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/182796 | Safety system for integrated human/robotic environments | Feb 22, 2021 | Issued |
Array
(
[id] => 17634331
[patent_doc_number] => 11345037
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Safety system for integrated human/robotic environments
[patent_app_type] => utility
[patent_app_number] => 17/182796
[patent_app_country] => US
[patent_app_date] => 2021-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 15441
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17182796
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/182796 | Safety system for integrated human/robotic environments | Feb 22, 2021 | Issued |
Array
(
[id] => 17634331
[patent_doc_number] => 11345037
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Safety system for integrated human/robotic environments
[patent_app_type] => utility
[patent_app_number] => 17/182796
[patent_app_country] => US
[patent_app_date] => 2021-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 15441
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17182796
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/182796 | Safety system for integrated human/robotic environments | Feb 22, 2021 | Issued |
Array
(
[id] => 17634331
[patent_doc_number] => 11345037
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Safety system for integrated human/robotic environments
[patent_app_type] => utility
[patent_app_number] => 17/182796
[patent_app_country] => US
[patent_app_date] => 2021-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 15441
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17182796
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/182796 | Safety system for integrated human/robotic environments | Feb 22, 2021 | Issued |
Array
(
[id] => 17283913
[patent_doc_number] => 11200953
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-14
[patent_title] => Methods of programming memory device
[patent_app_type] => utility
[patent_app_number] => 17/172015
[patent_app_country] => US
[patent_app_date] => 2021-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 4295
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17172015
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/172015 | Methods of programming memory device | Feb 8, 2021 | Issued |
Array
(
[id] => 17010648
[patent_doc_number] => 20210241809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => ASSISTED WRITE METHOD FOR MAGNETIC RANDOM ACCESS MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/170633
[patent_app_country] => US
[patent_app_date] => 2021-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9296
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17170633
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/170633 | Assisted write method for magnetic random access memory | Feb 7, 2021 | Issued |
Array
(
[id] => 17024039
[patent_doc_number] => 20210247910
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => HIGH CAPACITY MEMORY CIRCUIT WITH LOW EFFECTIVE LATENCY
[patent_app_type] => utility
[patent_app_number] => 17/169387
[patent_app_country] => US
[patent_app_date] => 2021-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14998
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -103
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17169387
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/169387 | High capacity memory circuit with low effective latency | Feb 4, 2021 | Issued |
Array
(
[id] => 17516661
[patent_doc_number] => 11295821
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/160754
[patent_app_country] => US
[patent_app_date] => 2021-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5370
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17160754
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/160754 | Semiconductor device | Jan 27, 2021 | Issued |
Array
(
[id] => 16850670
[patent_doc_number] => 20210151415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/158774
[patent_app_country] => US
[patent_app_date] => 2021-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8835
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17158774
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/158774 | Semiconductor device | Jan 25, 2021 | Issued |
Array
(
[id] => 16995166
[patent_doc_number] => 20210233586
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-29
[patent_title] => NON VOLATILE STATIC RANDOM ACCESS MEMORY DEVICE AND CORRESPONDING CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 17/157631
[patent_app_country] => US
[patent_app_date] => 2021-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14190
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17157631
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/157631 | Non volatile static random access memory device and corresponding control method | Jan 24, 2021 | Issued |
Array
(
[id] => 18073523
[patent_doc_number] => 11532360
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-20
[patent_title] => Memory system, memory device, and method for operating memory device
[patent_app_type] => utility
[patent_app_number] => 17/157630
[patent_app_country] => US
[patent_app_date] => 2021-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10906
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17157630
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/157630 | Memory system, memory device, and method for operating memory device | Jan 24, 2021 | Issued |
Array
(
[id] => 19181979
[patent_doc_number] => 11988563
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-21
[patent_title] => Temperature exception tracking in a temperature log for a memory system
[patent_app_type] => utility
[patent_app_number] => 17/153107
[patent_app_country] => US
[patent_app_date] => 2021-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 18747
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17153107
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/153107 | Temperature exception tracking in a temperature log for a memory system | Jan 19, 2021 | Issued |
Array
(
[id] => 18053892
[patent_doc_number] => 11527283
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-13
[patent_title] => Single ended bitline current sense amplifiers
[patent_app_type] => utility
[patent_app_number] => 17/149915
[patent_app_country] => US
[patent_app_date] => 2021-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 18032
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17149915
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/149915 | Single ended bitline current sense amplifiers | Jan 14, 2021 | Issued |
Array
(
[id] => 17346859
[patent_doc_number] => 20220013190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-13
[patent_title] => DATA STORAGE APPARATUS AND OPERATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/149578
[patent_app_country] => US
[patent_app_date] => 2021-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8345
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17149578
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/149578 | Data storage apparatus and operation method i'hereof | Jan 13, 2021 | Issued |