
Amber D. Steele
Examiner (ID: 5727, Phone: (571)272-5538 , Office: P/1676 )
| Most Active Art Unit | 1658 |
| Art Unit(s) | 1676, 1639, 1654, 1658 |
| Total Applications | 1273 |
| Issued Applications | 621 |
| Pending Applications | 157 |
| Abandoned Applications | 533 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16516110
[patent_doc_number] => 20200395368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-17
[patent_title] => CELL DISTURB PREVENTION USING A LEAKER DEVICE TO REDUCE EXCESS CHARGE FROM AN ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/008262
[patent_app_country] => US
[patent_app_date] => 2020-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5588
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17008262
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/008262 | Cell disturb prevention using a leaker device to reduce excess charge from an electronic device | Aug 30, 2020 | Issued |
Array
(
[id] => 16515807
[patent_doc_number] => 20200395065
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-17
[patent_title] => MEMORY CIRCUIT CONFIGURATION
[patent_app_type] => utility
[patent_app_number] => 17/007950
[patent_app_country] => US
[patent_app_date] => 2020-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16869
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17007950
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/007950 | Memory circuit configuration | Aug 30, 2020 | Issued |
Array
(
[id] => 17448448
[patent_doc_number] => 20220068953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => MICROELECTRONIC DEVICES, AND RELATED MEMORY DEVICES AND ELECTRONIC SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 17/006364
[patent_app_country] => US
[patent_app_date] => 2020-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7670
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17006364
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/006364 | Microelectronic devices, and related memory devices and electronic systems | Aug 27, 2020 | Issued |
Array
(
[id] => 17803329
[patent_doc_number] => 11417642
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-16
[patent_title] => Semiconductor storage device
[patent_app_type] => utility
[patent_app_number] => 17/006378
[patent_app_country] => US
[patent_app_date] => 2020-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 6589
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17006378
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/006378 | Semiconductor storage device | Aug 27, 2020 | Issued |
Array
(
[id] => 16723913
[patent_doc_number] => 20210091060
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => STORAGE DEVICE AND METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/003928
[patent_app_country] => US
[patent_app_date] => 2020-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3594
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17003928
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/003928 | Storage device and method of making the same | Aug 25, 2020 | Issued |
Array
(
[id] => 16788064
[patent_doc_number] => 10990497
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-27
[patent_title] => Data storage system and method for operating non-volatile memory
[patent_app_type] => utility
[patent_app_number] => 17/003528
[patent_app_country] => US
[patent_app_date] => 2020-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3896
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17003528
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/003528 | Data storage system and method for operating non-volatile memory | Aug 25, 2020 | Issued |
Array
(
[id] => 17500790
[patent_doc_number] => 11289500
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-29
[patent_title] => Memory device
[patent_app_type] => utility
[patent_app_number] => 17/001035
[patent_app_country] => US
[patent_app_date] => 2020-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 37
[patent_no_of_words] => 15974
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17001035
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/001035 | Memory device | Aug 23, 2020 | Issued |
Array
(
[id] => 17152255
[patent_doc_number] => 11145342
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-12
[patent_title] => Vertical decoders
[patent_app_type] => utility
[patent_app_number] => 16/998346
[patent_app_country] => US
[patent_app_date] => 2020-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 13430
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16998346
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/998346 | Vertical decoders | Aug 19, 2020 | Issued |
Array
(
[id] => 17431842
[patent_doc_number] => 20220059551
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-24
[patent_title] => 1.5-TRANSISTOR (1.5T) ONE TIME PROGRAMMABLE (OTP) MEMORY WITH THIN GATE TO DRAIN DIELECTRIC AND METHODS THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/997168
[patent_app_country] => US
[patent_app_date] => 2020-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4115
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16997168
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/997168 | 1.5-transistor (1.5T) one time programmable (OTP) memory with thin gate to drain dielectric and methods thereof | Aug 18, 2020 | Issued |
Array
(
[id] => 17745450
[patent_doc_number] => 11393529
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-19
[patent_title] => Capacitance measurement and apparatus for resistive switching memory devices
[patent_app_type] => utility
[patent_app_number] => 16/995718
[patent_app_country] => US
[patent_app_date] => 2020-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 14561
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16995718
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/995718 | Capacitance measurement and apparatus for resistive switching memory devices | Aug 16, 2020 | Issued |
Array
(
[id] => 17668101
[patent_doc_number] => 11361804
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Memory system and operating method of the memory system
[patent_app_type] => utility
[patent_app_number] => 16/992424
[patent_app_country] => US
[patent_app_date] => 2020-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 64
[patent_no_of_words] => 37799
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16992424
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/992424 | Memory system and operating method of the memory system | Aug 12, 2020 | Issued |
Array
(
[id] => 17668101
[patent_doc_number] => 11361804
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Memory system and operating method of the memory system
[patent_app_type] => utility
[patent_app_number] => 16/992424
[patent_app_country] => US
[patent_app_date] => 2020-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 64
[patent_no_of_words] => 37799
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16992424
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/992424 | Memory system and operating method of the memory system | Aug 12, 2020 | Issued |
Array
(
[id] => 17668101
[patent_doc_number] => 11361804
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Memory system and operating method of the memory system
[patent_app_type] => utility
[patent_app_number] => 16/992424
[patent_app_country] => US
[patent_app_date] => 2020-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 64
[patent_no_of_words] => 37799
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16992424
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/992424 | Memory system and operating method of the memory system | Aug 12, 2020 | Issued |
Array
(
[id] => 17137445
[patent_doc_number] => 11139010
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-05
[patent_title] => Memory system and operating method of the memory system
[patent_app_type] => utility
[patent_app_number] => 16/992465
[patent_app_country] => US
[patent_app_date] => 2020-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 64
[patent_no_of_words] => 37768
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16992465
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/992465 | Memory system and operating method of the memory system | Aug 12, 2020 | Issued |
Array
(
[id] => 17652768
[patent_doc_number] => 11355508
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-07
[patent_title] => Devices including floating vias and related systems and methods
[patent_app_type] => utility
[patent_app_number] => 16/992959
[patent_app_country] => US
[patent_app_date] => 2020-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 5470
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16992959
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/992959 | Devices including floating vias and related systems and methods | Aug 12, 2020 | Issued |
Array
(
[id] => 17668101
[patent_doc_number] => 11361804
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Memory system and operating method of the memory system
[patent_app_type] => utility
[patent_app_number] => 16/992424
[patent_app_country] => US
[patent_app_date] => 2020-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 64
[patent_no_of_words] => 37799
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16992424
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/992424 | Memory system and operating method of the memory system | Aug 12, 2020 | Issued |
Array
(
[id] => 17622948
[patent_doc_number] => 11342007
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-24
[patent_title] => Capacitance allocation based on system impedance
[patent_app_type] => utility
[patent_app_number] => 16/989555
[patent_app_country] => US
[patent_app_date] => 2020-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 8754
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16989555
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/989555 | Capacitance allocation based on system impedance | Aug 9, 2020 | Issued |
Array
(
[id] => 16695950
[patent_doc_number] => 10946524
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Safety system for integrated human/robotic environments
[patent_app_type] => utility
[patent_app_number] => 16/986653
[patent_app_country] => US
[patent_app_date] => 2020-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 15441
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16986653
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/986653 | Safety system for integrated human/robotic environments | Aug 5, 2020 | Issued |
Array
(
[id] => 17025204
[patent_doc_number] => 20210249076
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => RESISTIVE MEMORY DEVICE AND METHOD OF PROGRAMMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/986950
[patent_app_country] => US
[patent_app_date] => 2020-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15828
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16986950
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/986950 | Resistive memory device and method of programming the same | Aug 5, 2020 | Issued |
Array
(
[id] => 16456233
[patent_doc_number] => 20200365659
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-19
[patent_title] => THREE-DIMENSIONAL MEMORY APPARATUSES AND METHODS OF USE
[patent_app_type] => utility
[patent_app_number] => 16/983987
[patent_app_country] => US
[patent_app_date] => 2020-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5655
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16983987
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/983987 | Three-dimensional memory apparatuses and methods of use | Aug 2, 2020 | Issued |