
Amelie R. Davis
Examiner (ID: 10149)
| Most Active Art Unit | 3793 |
| Art Unit(s) | 3798, 3793, 3737 |
| Total Applications | 502 |
| Issued Applications | 275 |
| Pending Applications | 93 |
| Abandoned Applications | 166 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 3656967
[patent_doc_number] => 05629884
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-05-13
[patent_title] => 'Log converter utilizing offset and method of use thereof'
[patent_app_type] => 1
[patent_app_number] => 8/508365
[patent_app_country] => US
[patent_app_date] => 1995-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 2868
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/629/05629884.pdf
[firstpage_image] =>[orig_patent_app_number] => 508365
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/508365 | Log converter utilizing offset and method of use thereof | Jul 27, 1995 | Issued |
Array
(
[id] => 4364447
[patent_doc_number] => 06302576
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-10-16
[patent_title] => 'Soft decision estimation unit and maximum-likelihood sequence estimation unit'
[patent_app_type] => 1
[patent_app_number] => 8/495456
[patent_app_country] => US
[patent_app_date] => 1995-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 7793
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/302/06302576.pdf
[firstpage_image] =>[orig_patent_app_number] => 495456
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/495456 | Soft decision estimation unit and maximum-likelihood sequence estimation unit | Jul 27, 1995 | Issued |
Array
(
[id] => 3798372
[patent_doc_number] => 05737256
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-04-07
[patent_title] => 'Inverse discrete cosine transform apparatus'
[patent_app_type] => 1
[patent_app_number] => 8/505857
[patent_app_country] => US
[patent_app_date] => 1995-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 27
[patent_no_of_words] => 8702
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 397
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/737/05737256.pdf
[firstpage_image] =>[orig_patent_app_number] => 505857
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/505857 | Inverse discrete cosine transform apparatus | Jul 23, 1995 | Issued |
Array
(
[id] => 3906449
[patent_doc_number] => 05835507
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-11-10
[patent_title] => 'Error sensing method for improving error control capability in data communications'
[patent_app_type] => 1
[patent_app_number] => 8/505834
[patent_app_country] => US
[patent_app_date] => 1995-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3539
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/835/05835507.pdf
[firstpage_image] =>[orig_patent_app_number] => 505834
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/505834 | Error sensing method for improving error control capability in data communications | Jul 20, 1995 | Issued |
Array
(
[id] => 3623714
[patent_doc_number] => 05566189
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-15
[patent_title] => 'Method and device for puncturing data'
[patent_app_type] => 1
[patent_app_number] => 8/503355
[patent_app_country] => US
[patent_app_date] => 1995-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3249
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/566/05566189.pdf
[firstpage_image] =>[orig_patent_app_number] => 503355
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/503355 | Method and device for puncturing data | Jul 16, 1995 | Issued |
Array
(
[id] => 4256369
[patent_doc_number] => 06144977
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-07
[patent_title] => 'Circuit and method of converting a floating point number to a programmable fixed point number'
[patent_app_type] => 1
[patent_app_number] => 8/499988
[patent_app_country] => US
[patent_app_date] => 1995-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3596
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/144/06144977.pdf
[firstpage_image] =>[orig_patent_app_number] => 499988
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/499988 | Circuit and method of converting a floating point number to a programmable fixed point number | Jul 9, 1995 | Issued |
Array
(
[id] => 3780635
[patent_doc_number] => 05734599
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-31
[patent_title] => 'Performing a population count using multiplication'
[patent_app_type] => 1
[patent_app_number] => 8/499758
[patent_app_country] => US
[patent_app_date] => 1995-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7224
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/734/05734599.pdf
[firstpage_image] =>[orig_patent_app_number] => 499758
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/499758 | Performing a population count using multiplication | Jul 6, 1995 | Issued |
Array
(
[id] => 3751959
[patent_doc_number] => 05787030
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-07-28
[patent_title] => 'Correct and efficient sticky bit calculation for exact floating point divide/square root results'
[patent_app_type] => 1
[patent_app_number] => 8/498397
[patent_app_country] => US
[patent_app_date] => 1995-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6702
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/787/05787030.pdf
[firstpage_image] =>[orig_patent_app_number] => 498397
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/498397 | Correct and efficient sticky bit calculation for exact floating point divide/square root results | Jul 4, 1995 | Issued |
Array
(
[id] => 3731876
[patent_doc_number] => 05682340
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-10-28
[patent_title] => 'Low power consumption circuit and method of operation for implementing shifts and bit reversals'
[patent_app_type] => 1
[patent_app_number] => 8/497827
[patent_app_country] => US
[patent_app_date] => 1995-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5995
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/682/05682340.pdf
[firstpage_image] =>[orig_patent_app_number] => 497827
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/497827 | Low power consumption circuit and method of operation for implementing shifts and bit reversals | Jul 2, 1995 | Issued |
Array
(
[id] => 3805452
[patent_doc_number] => 05727003
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-10
[patent_title] => 'Method and apparatus for flash burst error correction'
[patent_app_type] => 1
[patent_app_number] => 8/498275
[patent_app_country] => US
[patent_app_date] => 1995-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 11787
[patent_no_of_claims] => 74
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/727/05727003.pdf
[firstpage_image] =>[orig_patent_app_number] => 498275
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/498275 | Method and apparatus for flash burst error correction | Jul 2, 1995 | Issued |
Array
(
[id] => 3738330
[patent_doc_number] => 05671169
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-09-23
[patent_title] => 'Apparatus for two-dimensional inverse discrete cosine transform'
[patent_app_type] => 1
[patent_app_number] => 8/494597
[patent_app_country] => US
[patent_app_date] => 1995-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3295
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 284
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/671/05671169.pdf
[firstpage_image] =>[orig_patent_app_number] => 494597
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/494597 | Apparatus for two-dimensional inverse discrete cosine transform | Jun 22, 1995 | Issued |
Array
(
[id] => 3644519
[patent_doc_number] => 05610849
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-03-11
[patent_title] => 'Real time two-dimensional discrete cosine transform/inverse discrete cosine transform circuit'
[patent_app_type] => 1
[patent_app_number] => 8/494598
[patent_app_country] => US
[patent_app_date] => 1995-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 2951
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/610/05610849.pdf
[firstpage_image] =>[orig_patent_app_number] => 494598
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/494598 | Real time two-dimensional discrete cosine transform/inverse discrete cosine transform circuit | Jun 22, 1995 | Issued |
Array
(
[id] => 3674089
[patent_doc_number] => 05668748
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-09-16
[patent_title] => 'Apparatus for two-dimensional discrete cosine transform'
[patent_app_type] => 1
[patent_app_number] => 8/493897
[patent_app_country] => US
[patent_app_date] => 1995-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3132
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 289
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/668/05668748.pdf
[firstpage_image] =>[orig_patent_app_number] => 493897
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/493897 | Apparatus for two-dimensional discrete cosine transform | Jun 22, 1995 | Issued |
Array
(
[id] => 3873090
[patent_doc_number] => 05796640
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-08-18
[patent_title] => 'Dietary fat control automatic calculator system and fold label fat evaluator'
[patent_app_type] => 1
[patent_app_number] => 8/493258
[patent_app_country] => US
[patent_app_date] => 1995-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 14168
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/796/05796640.pdf
[firstpage_image] =>[orig_patent_app_number] => 493258
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/493258 | Dietary fat control automatic calculator system and fold label fat evaluator | Jun 20, 1995 | Issued |
Array
(
[id] => 3898598
[patent_doc_number] => 05724274
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-03
[patent_title] => 'Personal computer module system and method of using'
[patent_app_type] => 1
[patent_app_number] => 8/493185
[patent_app_country] => US
[patent_app_date] => 1995-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1390
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/724/05724274.pdf
[firstpage_image] =>[orig_patent_app_number] => 493185
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/493185 | Personal computer module system and method of using | Jun 19, 1995 | Issued |
Array
(
[id] => 3888337
[patent_doc_number] => 05764547
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-09
[patent_title] => 'Method and apparatus for three-way power switching'
[patent_app_type] => 1
[patent_app_number] => 8/491658
[patent_app_country] => US
[patent_app_date] => 1995-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3799
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/764/05764547.pdf
[firstpage_image] =>[orig_patent_app_number] => 491658
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/491658 | Method and apparatus for three-way power switching | Jun 18, 1995 | Issued |
Array
(
[id] => 3901934
[patent_doc_number] => 05778009
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-07-07
[patent_title] => 'Dedicated ALU architecture for 10-bit Reed-Solomon error correction module'
[patent_app_type] => 1
[patent_app_number] => 8/490345
[patent_app_country] => US
[patent_app_date] => 1995-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 8560
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/778/05778009.pdf
[firstpage_image] =>[orig_patent_app_number] => 490345
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/490345 | Dedicated ALU architecture for 10-bit Reed-Solomon error correction module | Jun 13, 1995 | Issued |
Array
(
[id] => 4122423
[patent_doc_number] => 06052789
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-04-18
[patent_title] => 'Power management architecture for a reconfigurable write-back cache'
[patent_app_type] => 1
[patent_app_number] => 8/479245
[patent_app_country] => US
[patent_app_date] => 1995-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2182
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/052/06052789.pdf
[firstpage_image] =>[orig_patent_app_number] => 479245
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/479245 | Power management architecture for a reconfigurable write-back cache | Jun 6, 1995 | Issued |
Array
(
[id] => 3892044
[patent_doc_number] => 05748511
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-05-05
[patent_title] => 'Multipurpose handheld electronic computer'
[patent_app_type] => 1
[patent_app_number] => 8/448327
[patent_app_country] => US
[patent_app_date] => 1995-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1129
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/748/05748511.pdf
[firstpage_image] =>[orig_patent_app_number] => 448327
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/448327 | Multipurpose handheld electronic computer | Jun 6, 1995 | Issued |
Array
(
[id] => 3873473
[patent_doc_number] => 05793662
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-08-11
[patent_title] => 'Null convention adder'
[patent_app_type] => 1
[patent_app_number] => 8/483557
[patent_app_country] => US
[patent_app_date] => 1995-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 10753
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/793/05793662.pdf
[firstpage_image] =>[orig_patent_app_number] => 483557
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/483557 | Null convention adder | Jun 6, 1995 | Issued |