| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3698967
[patent_doc_number] => 05604691
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-02-18
[patent_title] => 'Logarithm/inverse-logarithm converter utilizing a truncated Taylor series and method of use thereof'
[patent_app_type] => 1
[patent_app_number] => 8/381167
[patent_app_country] => US
[patent_app_date] => 1995-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3174
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/604/05604691.pdf
[firstpage_image] =>[orig_patent_app_number] => 381167
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/381167 | Logarithm/inverse-logarithm converter utilizing a truncated Taylor series and method of use thereof | Jan 30, 1995 | Issued |
| 08/378457 | ARCHITECTURE FOR EFFICIENT INTERPOLATOR | Jan 25, 1995 | Abandoned |
| 08/374267 | INTEGRATED CIRCUIT INCLUDING FULLY TESTABLE SMALL SCALE READ ONLY MEMORY CONSTRUCTED OF LEVEL SENSITIVE SCAN DEVICE SHIFT REGISTER LATCHES | Jan 17, 1995 | Abandoned |
Array
(
[id] => 3706089
[patent_doc_number] => 05619514
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-04-08
[patent_title] => 'In-place present state/next state registers'
[patent_app_type] => 1
[patent_app_number] => 8/366195
[patent_app_country] => US
[patent_app_date] => 1994-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 5106
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/619/05619514.pdf
[firstpage_image] =>[orig_patent_app_number] => 366195
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/366195 | In-place present state/next state registers | Dec 28, 1994 | Issued |
Array
(
[id] => 3507420
[patent_doc_number] => 05532949
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-07-02
[patent_title] => 'Barrel shifter'
[patent_app_type] => 1
[patent_app_number] => 8/365448
[patent_app_country] => US
[patent_app_date] => 1994-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3101
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/532/05532949.pdf
[firstpage_image] =>[orig_patent_app_number] => 365448
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/365448 | Barrel shifter | Dec 27, 1994 | Issued |
Array
(
[id] => 3674058
[patent_doc_number] => 05668746
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-09-16
[patent_title] => 'Reproduced waveform equalization circuit'
[patent_app_type] => 1
[patent_app_number] => 8/364187
[patent_app_country] => US
[patent_app_date] => 1994-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6056
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 419
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/668/05668746.pdf
[firstpage_image] =>[orig_patent_app_number] => 364187
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/364187 | Reproduced waveform equalization circuit | Dec 26, 1994 | Issued |
Array
(
[id] => 3538172
[patent_doc_number] => 05541937
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-07-30
[patent_title] => 'Apparatus for uniformly correcting erasure and error of received word by using a common polynomial'
[patent_app_type] => 1
[patent_app_number] => 8/362989
[patent_app_country] => US
[patent_app_date] => 1994-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 4803
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/541/05541937.pdf
[firstpage_image] =>[orig_patent_app_number] => 362989
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/362989 | Apparatus for uniformly correcting erasure and error of received word by using a common polynomial | Dec 22, 1994 | Issued |
Array
(
[id] => 3609748
[patent_doc_number] => 05559812
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-09-24
[patent_title] => 'Digital time base corrector using a memory with reduced memory capacity'
[patent_app_type] => 1
[patent_app_number] => 8/357736
[patent_app_country] => US
[patent_app_date] => 1994-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 21
[patent_no_of_words] => 6936
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/559/05559812.pdf
[firstpage_image] =>[orig_patent_app_number] => 357736
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/357736 | Digital time base corrector using a memory with reduced memory capacity | Dec 15, 1994 | Issued |
Array
(
[id] => 3645648
[patent_doc_number] => 05610929
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-03-11
[patent_title] => 'Multibyte error correcting system'
[patent_app_type] => 1
[patent_app_number] => 8/356159
[patent_app_country] => US
[patent_app_date] => 1994-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 42
[patent_no_of_words] => 22932
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 314
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/610/05610929.pdf
[firstpage_image] =>[orig_patent_app_number] => 356159
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/356159 | Multibyte error correcting system | Dec 14, 1994 | Issued |
Array
(
[id] => 3500741
[patent_doc_number] => 05561615
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-01
[patent_title] => 'Method and apparatus for floating point to fixed point conversion with compensation for lost precision'
[patent_app_type] => 1
[patent_app_number] => 8/348437
[patent_app_country] => US
[patent_app_date] => 1994-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1972
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/561/05561615.pdf
[firstpage_image] =>[orig_patent_app_number] => 348437
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/348437 | Method and apparatus for floating point to fixed point conversion with compensation for lost precision | Dec 1, 1994 | Issued |
| 08/346817 | DISCRETE COSINE TRANSFORM PROCESSOR | Nov 29, 1994 | Abandoned |
Array
(
[id] => 3623994
[patent_doc_number] => 05511016
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-04-23
[patent_title] => 'Method for store rounding and circuit therefor'
[patent_app_type] => 1
[patent_app_number] => 8/346968
[patent_app_country] => US
[patent_app_date] => 1994-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 4813
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/511/05511016.pdf
[firstpage_image] =>[orig_patent_app_number] => 346968
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/346968 | Method for store rounding and circuit therefor | Nov 29, 1994 | Issued |
Array
(
[id] => 3469201
[patent_doc_number] => 05442579
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-08-15
[patent_title] => 'Combined multiplier and accumulator'
[patent_app_type] => 1
[patent_app_number] => 8/345533
[patent_app_country] => US
[patent_app_date] => 1994-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 30
[patent_no_of_words] => 7328
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/442/05442579.pdf
[firstpage_image] =>[orig_patent_app_number] => 345533
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/345533 | Combined multiplier and accumulator | Nov 27, 1994 | Issued |
Array
(
[id] => 3713427
[patent_doc_number] => 05646950
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-07-08
[patent_title] => 'Matched spectral null codes for partial response channels'
[patent_app_type] => 1
[patent_app_number] => 8/342229
[patent_app_country] => US
[patent_app_date] => 1994-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 16
[patent_no_of_words] => 5733
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/646/05646950.pdf
[firstpage_image] =>[orig_patent_app_number] => 342229
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/342229 | Matched spectral null codes for partial response channels | Nov 17, 1994 | Issued |
Array
(
[id] => 3633803
[patent_doc_number] => 05594743
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-01-14
[patent_title] => 'Fifo buffer system having an error detection and correction device'
[patent_app_type] => 1
[patent_app_number] => 8/336606
[patent_app_country] => US
[patent_app_date] => 1994-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3645
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 353
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/594/05594743.pdf
[firstpage_image] =>[orig_patent_app_number] => 336606
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/336606 | Fifo buffer system having an error detection and correction device | Nov 8, 1994 | Issued |
Array
(
[id] => 3516334
[patent_doc_number] => 05570306
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-29
[patent_title] => 'Method and apparatus for recognizing a bit pattern in a string of bits, altering the string of bits, and removing the alteration from the string of bits'
[patent_app_type] => 1
[patent_app_number] => 8/333148
[patent_app_country] => US
[patent_app_date] => 1994-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 12650
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/570/05570306.pdf
[firstpage_image] =>[orig_patent_app_number] => 333148
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/333148 | Method and apparatus for recognizing a bit pattern in a string of bits, altering the string of bits, and removing the alteration from the string of bits | Oct 31, 1994 | Issued |
Array
(
[id] => 3679519
[patent_doc_number] => 05600664
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-02-04
[patent_title] => 'Information reproducing apparatus'
[patent_app_type] => 1
[patent_app_number] => 8/331545
[patent_app_country] => US
[patent_app_date] => 1994-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 24
[patent_no_of_words] => 13023
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/600/05600664.pdf
[firstpage_image] =>[orig_patent_app_number] => 331545
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/331545 | Information reproducing apparatus | Oct 31, 1994 | Issued |
Array
(
[id] => 3838758
[patent_doc_number] => 05784387
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-07-21
[patent_title] => 'Method for detecting start-of-frame, end of frame and idle words in a data stream'
[patent_app_type] => 1
[patent_app_number] => 8/332327
[patent_app_country] => US
[patent_app_date] => 1994-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 12704
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 512
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/784/05784387.pdf
[firstpage_image] =>[orig_patent_app_number] => 332327
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/332327 | Method for detecting start-of-frame, end of frame and idle words in a data stream | Oct 30, 1994 | Issued |
Array
(
[id] => 3617704
[patent_doc_number] => 05590064
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-12-31
[patent_title] => 'Post-filtering for decoded video signals'
[patent_app_type] => 1
[patent_app_number] => 8/329548
[patent_app_country] => US
[patent_app_date] => 1994-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 19426
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/590/05590064.pdf
[firstpage_image] =>[orig_patent_app_number] => 329548
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/329548 | Post-filtering for decoded video signals | Oct 25, 1994 | Issued |
Array
(
[id] => 3493377
[patent_doc_number] => 05446743
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-08-29
[patent_title] => 'Coefficient updating method and apparatus for Reed-Solomon decoder'
[patent_app_type] => 1
[patent_app_number] => 8/326164
[patent_app_country] => US
[patent_app_date] => 1994-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 11821
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/446/05446743.pdf
[firstpage_image] =>[orig_patent_app_number] => 326164
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/326164 | Coefficient updating method and apparatus for Reed-Solomon decoder | Oct 17, 1994 | Issued |