Amelie R. Davis

Array ( [id] => 3632725 [patent_doc_number] => 05594675 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Reduced signal processing requirement sample and hold linear phase interpolative fir filter' [patent_app_type] => 1 [patent_app_number] => 8/275158 [patent_app_country] => US [patent_app_date] => 1994-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 46 [patent_no_of_words] => 10623 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594675.pdf [firstpage_image] =>[orig_patent_app_number] => 275158 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3873393 [patent_doc_number] => 05793656 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'Application-specific integrated circuits having programming functions' [patent_app_type] => 1 [patent_app_number] => 8/268938 [patent_app_country] => US [patent_app_date] => 1994-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 6713 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/793/05793656.pdf [firstpage_image] =>[orig_patent_app_number] => 268938 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3623145 [patent_doc_number] => 05535149 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-09 [patent_title] => 'Duplex adaptive digital filter and method of operation' [patent_app_type] => 1 [patent_app_number] => 8/262478 [patent_app_country] => US [patent_app_date] => 1994-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 6731 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 312 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/535/05535149.pdf [firstpage_image] =>[orig_patent_app_number] => 262478 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3515382 [patent_doc_number] => 05515309 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-07 [patent_title] => '1-bit adder and multiplier containing a 1-bit adder' [patent_app_type] => 1 [patent_app_number] => 8/211898 [patent_app_country] => US [patent_app_date] => 1994-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 17 [patent_no_of_words] => 4721 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/515/05515309.pdf [firstpage_image] =>[orig_patent_app_number] => 211898 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3507361 [patent_doc_number] => 05532945 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-02 [patent_title] => 'Power budgetting in a computer system having removable devices' [patent_app_type] => 1 [patent_app_number] => 8/261447 [patent_app_country] => US [patent_app_date] => 1994-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5903 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/532/05532945.pdf [firstpage_image] =>[orig_patent_app_number] => 261447 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3536028 [patent_doc_number] => 05528524 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-18 [patent_title] => 'Calculating device capable of quickly finding a solution in an application using the iterative method' [patent_app_type] => 1 [patent_app_number] => 8/260978 [patent_app_country] => US [patent_app_date] => 1994-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 28 [patent_no_of_words] => 9314 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/528/05528524.pdf [firstpage_image] =>[orig_patent_app_number] => 260978 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4207161 [patent_doc_number] => 06131176 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-10 [patent_title] => 'On-the-fly data integrity transfer system handling mixed block sizes' [patent_app_type] => 1 [patent_app_number] => 8/255518 [patent_app_country] => US [patent_app_date] => 1994-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2884 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 315 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/131/06131176.pdf [firstpage_image] =>[orig_patent_app_number] => 255518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3590174 [patent_doc_number] => 05499202 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-12 [patent_title] => 'Residue circuit' [patent_app_type] => 1 [patent_app_number] => 8/253057 [patent_app_country] => US [patent_app_date] => 1994-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 3045 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/499/05499202.pdf [firstpage_image] =>[orig_patent_app_number] => 253057 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3632683 [patent_doc_number] => 05594672 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Peripheral power saver' [patent_app_type] => 1 [patent_app_number] => 8/247138 [patent_app_country] => US [patent_app_date] => 1994-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 3378 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594672.pdf [firstpage_image] =>[orig_patent_app_number] => 247138 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3530446 [patent_doc_number] => 05530708 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-25 [patent_title] => 'Error detection method using convolutional code and viterbi decoding' [patent_app_type] => 1 [patent_app_number] => 8/243782 [patent_app_country] => US [patent_app_date] => 1994-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3947 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 260 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/530/05530708.pdf [firstpage_image] =>[orig_patent_app_number] => 243782 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3563403 [patent_doc_number] => 05519647 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-21 [patent_title] => 'Apparatus for and method of generating an approximation function' [patent_app_type] => 1 [patent_app_number] => 8/241088 [patent_app_country] => US [patent_app_date] => 1994-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 9580 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/519/05519647.pdf [firstpage_image] =>[orig_patent_app_number] => 241088 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3624018 [patent_doc_number] => 05511018 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-23 [patent_title] => 'Multiplier, especially a serial bit multiplier, free from internal overflow, and method for preventing internal overflow in a multiplier' [patent_app_type] => 1 [patent_app_number] => 8/239667 [patent_app_country] => US [patent_app_date] => 1994-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 7510 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/511/05511018.pdf [firstpage_image] =>[orig_patent_app_number] => 239667 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3527020 [patent_doc_number] => 05506800 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-09 [patent_title] => 'Self-checking complementary adder unit' [patent_app_type] => 1 [patent_app_number] => 8/215997 [patent_app_country] => US [patent_app_date] => 1994-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2959 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 493 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/506/05506800.pdf [firstpage_image] =>[orig_patent_app_number] => 215997 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3562931 [patent_doc_number] => 05574674 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-12 [patent_title] => 'Fourier transform processing for digital filters or other spectral resolution devices' [patent_app_type] => 1 [patent_app_number] => 8/209251 [patent_app_country] => US [patent_app_date] => 1994-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3775 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/574/05574674.pdf [firstpage_image] =>[orig_patent_app_number] => 209251 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3516538 [patent_doc_number] => 05515385 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-07 [patent_title] => 'Device and method for limiting delay by substantial elimination of duplicate synchronous data frames in a communication system' [patent_app_type] => 1 [patent_app_number] => 8/209085 [patent_app_country] => US [patent_app_date] => 1994-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3181 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 514 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/515/05515385.pdf [firstpage_image] =>[orig_patent_app_number] => 209085 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3439104 [patent_doc_number] => 05463643 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-31 [patent_title] => 'Redundant memory channel array configuration with data striping and error correction capabilities' [patent_app_type] => 1 [patent_app_number] => 8/207009 [patent_app_country] => US [patent_app_date] => 1994-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4080 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/463/05463643.pdf [firstpage_image] =>[orig_patent_app_number] => 207009 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3574162 [patent_doc_number] => 05483477 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-09 [patent_title] => 'Multiplying circuit and microcomputer including the same' [patent_app_type] => 1 [patent_app_number] => 8/205457 [patent_app_country] => US [patent_app_date] => 1994-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 5853 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 471 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/483/05483477.pdf [firstpage_image] =>[orig_patent_app_number] => 205457 [rel_patent_id] =>[rel_patent_doc_number] =>)