Amelie R. Davis

Array ( [id] => 3489227 [patent_doc_number] => 05457646 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-10 [patent_title] => 'Partial carry-save pipeline multiplier' [patent_app_type] => 1 [patent_app_number] => 8/134068 [patent_app_country] => US [patent_app_date] => 1993-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 6304 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 265 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/457/05457646.pdf [firstpage_image] =>[orig_patent_app_number] => 134068 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3489416 [patent_doc_number] => 05457660 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-10 [patent_title] => 'Reset signal generation circuit having a function for protecting write data' [patent_app_type] => 1 [patent_app_number] => 8/131818 [patent_app_country] => US [patent_app_date] => 1993-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1772 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/457/05457660.pdf [firstpage_image] =>[orig_patent_app_number] => 131818 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3452494 [patent_doc_number] => 05430744 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-04 [patent_title] => 'Method and means for detecting partial response waveforms using a modified dynamic programming heuristic' [patent_app_type] => 1 [patent_app_number] => 8/129904 [patent_app_country] => US [patent_app_date] => 1993-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 20 [patent_no_of_words] => 8317 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/430/05430744.pdf [firstpage_image] =>[orig_patent_app_number] => 129904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3436406 [patent_doc_number] => 05416788 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-16 [patent_title] => 'Error burst detection' [patent_app_type] => 1 [patent_app_number] => 8/117114 [patent_app_country] => US [patent_app_date] => 1993-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3604 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/416/05416788.pdf [firstpage_image] =>[orig_patent_app_number] => 117114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3495045 [patent_doc_number] => 05426600 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-20 [patent_title] => 'Double precision division circuit and method for digital signal processor' [patent_app_type] => 1 [patent_app_number] => 8/127660 [patent_app_country] => US [patent_app_date] => 1993-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 19 [patent_no_of_words] => 9695 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 335 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/426/05426600.pdf [firstpage_image] =>[orig_patent_app_number] => 127660 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3464972 [patent_doc_number] => 05452310 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-19 [patent_title] => 'Method of and device for correcting errors and erasures in digital information' [patent_app_type] => 1 [patent_app_number] => 8/126839 [patent_app_country] => US [patent_app_date] => 1993-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 3669 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/452/05452310.pdf [firstpage_image] =>[orig_patent_app_number] => 126839 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4260979 [patent_doc_number] => 06092230 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-18 [patent_title] => 'Method and apparatus for detecting bad frames of information in a communication system' [patent_app_type] => 1 [patent_app_number] => 8/121809 [patent_app_country] => US [patent_app_date] => 1993-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4069 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/092/06092230.pdf [firstpage_image] =>[orig_patent_app_number] => 121809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3574120 [patent_doc_number] => 05483475 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-09 [patent_title] => 'Fast pipelined 2-D discrete cosine transform architecture' [patent_app_type] => 1 [patent_app_number] => 8/121598 [patent_app_country] => US [patent_app_date] => 1993-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 11975 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 352 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/483/05483475.pdf [firstpage_image] =>[orig_patent_app_number] => 121598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3483418 [patent_doc_number] => 05428562 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-27 [patent_title] => 'Fast converging adaptive filter' [patent_app_type] => 1 [patent_app_number] => 8/116318 [patent_app_country] => US [patent_app_date] => 1993-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 7435 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/428/05428562.pdf [firstpage_image] =>[orig_patent_app_number] => 116318 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3489202 [patent_doc_number] => 05457644 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-10 [patent_title] => 'Field programmable digital signal processing array integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/109727 [patent_app_country] => US [patent_app_date] => 1993-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 8313 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 308 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/457/05457644.pdf [firstpage_image] =>[orig_patent_app_number] => 109727 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4256153 [patent_doc_number] => 06081821 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-27 [patent_title] => 'Pipelined, high-precision fast fourier transform processor' [patent_app_type] => 1 [patent_app_number] => 8/102562 [patent_app_country] => US [patent_app_date] => 1993-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 24 [patent_no_of_words] => 7622 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/081/06081821.pdf [firstpage_image] =>[orig_patent_app_number] => 102562 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3121049 [patent_doc_number] => 05465261 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-07 [patent_title] => 'RAM based architecture for ECC circuits' [patent_app_type] => 1 [patent_app_number] => 8/100985 [patent_app_country] => US [patent_app_date] => 1993-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 5549 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 264 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/465/05465261.pdf [firstpage_image] =>[orig_patent_app_number] => 100985 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3493138 [patent_doc_number] => 05406632 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-11 [patent_title] => 'Method and device for correcting an error in high efficiency coded digital data' [patent_app_type] => 1 [patent_app_number] => 8/093275 [patent_app_country] => US [patent_app_date] => 1993-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2335 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/406/05406632.pdf [firstpage_image] =>[orig_patent_app_number] => 093275 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3467460 [patent_doc_number] => 05402429 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-28 [patent_title] => 'Error detection and correction device to detect and correct single bit errors in a transmitted sequence of bits' [patent_app_type] => 1 [patent_app_number] => 8/090667 [patent_app_country] => US [patent_app_date] => 1993-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 4073 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/402/05402429.pdf [firstpage_image] =>[orig_patent_app_number] => 090667 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3422412 [patent_doc_number] => 05412667 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-02 [patent_title] => 'Decoder for cross interleaved error correcting encoded data' [patent_app_type] => 1 [patent_app_number] => 8/088745 [patent_app_country] => US [patent_app_date] => 1993-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4298 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/412/05412667.pdf [firstpage_image] =>[orig_patent_app_number] => 088745 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3426124 [patent_doc_number] => 05394407 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-28 [patent_title] => 'Method of transferring error correcting code and circuit therefor' [patent_app_type] => 1 [patent_app_number] => 8/084118 [patent_app_country] => US [patent_app_date] => 1993-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4186 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/394/05394407.pdf [firstpage_image] =>[orig_patent_app_number] => 084118 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3577732 [patent_doc_number] => 05485476 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-16 [patent_title] => 'Method and system for error tolerant synchronization character detection in a data storage system' [patent_app_type] => 1 [patent_app_number] => 8/077176 [patent_app_country] => US [patent_app_date] => 1993-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3320 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/485/05485476.pdf [firstpage_image] =>[orig_patent_app_number] => 077176 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4028215 [patent_doc_number] => 05881070 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-09 [patent_title] => 'Variable length coding apparatus' [patent_app_type] => 1 [patent_app_number] => 8/070179 [patent_app_country] => US [patent_app_date] => 1993-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 1994 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/881/05881070.pdf [firstpage_image] =>[orig_patent_app_number] => 070179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3505674 [patent_doc_number] => 05509021 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-16 [patent_title] => 'Viterbi decoder for decoding error-correcting encoded information symbol string' [patent_app_type] => 1 [patent_app_number] => 8/066552 [patent_app_country] => US [patent_app_date] => 1993-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 6359 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 469 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/509/05509021.pdf [firstpage_image] =>[orig_patent_app_number] => 066552 [rel_patent_id] =>[rel_patent_doc_number] =>)