
Amelie R. Davis
Examiner (ID: 10149)
| Most Active Art Unit | 3793 |
| Art Unit(s) | 3798, 3793, 3737 |
| Total Applications | 502 |
| Issued Applications | 275 |
| Pending Applications | 93 |
| Abandoned Applications | 166 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1425683
[patent_doc_number] => 06536007
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-03-18
[patent_title] => 'Models and technique for automated fault isolation of open defects in logic'
[patent_app_type] => B1
[patent_app_number] => 09/608718
[patent_app_country] => US
[patent_app_date] => 2000-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2500
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/536/06536007.pdf
[firstpage_image] =>[orig_patent_app_number] => 09608718
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/608718 | Models and technique for automated fault isolation of open defects in logic | Jun 29, 2000 | Issued |
Array
(
[id] => 1573880
[patent_doc_number] => 06499126
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-24
[patent_title] => 'Pattern generator and electric part testing apparatus'
[patent_app_type] => B1
[patent_app_number] => 09/606082
[patent_app_country] => US
[patent_app_date] => 2000-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 13135
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/499/06499126.pdf
[firstpage_image] =>[orig_patent_app_number] => 09606082
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/606082 | Pattern generator and electric part testing apparatus | Jun 28, 2000 | Issued |
Array
(
[id] => 1430079
[patent_doc_number] => 06510534
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-01-21
[patent_title] => 'Method and apparatus for testing high performance circuits'
[patent_app_type] => B1
[patent_app_number] => 09/607128
[patent_app_country] => US
[patent_app_date] => 2000-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 5496
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/510/06510534.pdf
[firstpage_image] =>[orig_patent_app_number] => 09607128
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/607128 | Method and apparatus for testing high performance circuits | Jun 28, 2000 | Issued |
Array
(
[id] => 1382670
[patent_doc_number] => 06574770
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-06-03
[patent_title] => 'Error-correcting communication method for transmitting data packets in a network communication system'
[patent_app_type] => B1
[patent_app_number] => 09/606347
[patent_app_country] => US
[patent_app_date] => 2000-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 4761
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/574/06574770.pdf
[firstpage_image] =>[orig_patent_app_number] => 09606347
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/606347 | Error-correcting communication method for transmitting data packets in a network communication system | Jun 28, 2000 | Issued |
Array
(
[id] => 1029866
[patent_doc_number] => 06882730
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-04-19
[patent_title] => 'Method for secure distribution and configuration of asymmetric keying material into semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 09/607412
[patent_app_country] => US
[patent_app_date] => 2000-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 5647
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/882/06882730.pdf
[firstpage_image] =>[orig_patent_app_number] => 09607412
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/607412 | Method for secure distribution and configuration of asymmetric keying material into semiconductor devices | Jun 28, 2000 | Issued |
Array
(
[id] => 7642321
[patent_doc_number] => 06430725
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-06
[patent_title] => 'System and method for aligning output signals in massively parallel testers and other electronic devices'
[patent_app_type] => B1
[patent_app_number] => 09/602203
[patent_app_country] => US
[patent_app_date] => 2000-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2608
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/430/06430725.pdf
[firstpage_image] =>[orig_patent_app_number] => 09602203
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/602203 | System and method for aligning output signals in massively parallel testers and other electronic devices | Jun 21, 2000 | Issued |
Array
(
[id] => 1100453
[patent_doc_number] => 06823463
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-11-23
[patent_title] => 'Method for providing security to a computer on a computer network'
[patent_app_type] => B1
[patent_app_number] => 09/571192
[patent_app_country] => US
[patent_app_date] => 2000-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4209
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/823/06823463.pdf
[firstpage_image] =>[orig_patent_app_number] => 09571192
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/571192 | Method for providing security to a computer on a computer network | May 15, 2000 | Issued |
Array
(
[id] => 4389107
[patent_doc_number] => 06275961
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-14
[patent_title] => 'Circuit and method for performing tests on memory array cells using external sense amplifier reference current'
[patent_app_type] => 1
[patent_app_number] => 9/549631
[patent_app_country] => US
[patent_app_date] => 2000-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 12029
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/275/06275961.pdf
[firstpage_image] =>[orig_patent_app_number] => 549631
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/549631 | Circuit and method for performing tests on memory array cells using external sense amplifier reference current | Apr 13, 2000 | Issued |
Array
(
[id] => 1216850
[patent_doc_number] => 06711263
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-23
[patent_title] => 'Secure distribution and protection of encryption key information'
[patent_app_type] => B1
[patent_app_number] => 09/544892
[patent_app_country] => US
[patent_app_date] => 2000-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 6179
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/711/06711263.pdf
[firstpage_image] =>[orig_patent_app_number] => 09544892
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/544892 | Secure distribution and protection of encryption key information | Apr 6, 2000 | Issued |
Array
(
[id] => 7628157
[patent_doc_number] => 06820204
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-11-16
[patent_title] => 'System and method for selective information exchange'
[patent_app_type] => B1
[patent_app_number] => 09/541890
[patent_app_country] => US
[patent_app_date] => 2000-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 42
[patent_figures_cnt] => 54
[patent_no_of_words] => 18425
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 11
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/820/06820204.pdf
[firstpage_image] =>[orig_patent_app_number] => 09541890
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/541890 | System and method for selective information exchange | Mar 30, 2000 | Issued |
Array
(
[id] => 1124986
[patent_doc_number] => 06799275
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-09-28
[patent_title] => 'Method and apparatus for securing a secure processor'
[patent_app_type] => B1
[patent_app_number] => 09/539292
[patent_app_country] => US
[patent_app_date] => 2000-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3013
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/799/06799275.pdf
[firstpage_image] =>[orig_patent_app_number] => 09539292
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/539292 | Method and apparatus for securing a secure processor | Mar 29, 2000 | Issued |
Array
(
[id] => 4374854
[patent_doc_number] => 06292923
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-18
[patent_title] => 'Configurable interface module'
[patent_app_type] => 1
[patent_app_number] => 9/535907
[patent_app_country] => US
[patent_app_date] => 2000-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 3317
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/292/06292923.pdf
[firstpage_image] =>[orig_patent_app_number] => 535907
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/535907 | Configurable interface module | Mar 23, 2000 | Issued |
Array
(
[id] => 1026911
[patent_doc_number] => 06885748
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-04-26
[patent_title] => 'System and method for protection of digital works'
[patent_app_type] => utility
[patent_app_number] => 09/536089
[patent_app_country] => US
[patent_app_date] => 2000-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 23
[patent_no_of_words] => 19826
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/885/06885748.pdf
[firstpage_image] =>[orig_patent_app_number] => 09536089
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/536089 | System and method for protection of digital works | Mar 23, 2000 | Issued |
Array
(
[id] => 4404690
[patent_doc_number] => 06263461
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-17
[patent_title] => 'Circuit for efficiently testing memory and shadow logic of a semiconductor integrated circuit'
[patent_app_type] => 1
[patent_app_number] => 9/531854
[patent_app_country] => US
[patent_app_date] => 2000-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4999
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/263/06263461.pdf
[firstpage_image] =>[orig_patent_app_number] => 531854
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/531854 | Circuit for efficiently testing memory and shadow logic of a semiconductor integrated circuit | Mar 20, 2000 | Issued |
Array
(
[id] => 1105100
[patent_doc_number] => 06816596
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-11-09
[patent_title] => 'Encrypting a digital object based on a key ID selected therefor'
[patent_app_type] => B1
[patent_app_number] => 09/526292
[patent_app_country] => US
[patent_app_date] => 2000-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 26
[patent_no_of_words] => 34703
[patent_no_of_claims] => 46
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/816/06816596.pdf
[firstpage_image] =>[orig_patent_app_number] => 09526292
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/526292 | Encrypting a digital object based on a key ID selected therefor | Mar 14, 2000 | Issued |
Array
(
[id] => 1092913
[patent_doc_number] => 06829708
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-12-07
[patent_title] => 'Specifying security for an element by assigning a scaled value representative of the relative security thereof'
[patent_app_type] => B1
[patent_app_number] => 09/526291
[patent_app_country] => US
[patent_app_date] => 2000-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 26
[patent_no_of_words] => 34728
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/829/06829708.pdf
[firstpage_image] =>[orig_patent_app_number] => 09526291
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/526291 | Specifying security for an element by assigning a scaled value representative of the relative security thereof | Mar 14, 2000 | Issued |
Array
(
[id] => 1166426
[patent_doc_number] => 06772340
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-03
[patent_title] => 'Digital rights management system operating on computing device and having black box tied to computing device'
[patent_app_type] => B1
[patent_app_number] => 09/526290
[patent_app_country] => US
[patent_app_date] => 2000-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 25
[patent_no_of_words] => 34706
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/772/06772340.pdf
[firstpage_image] =>[orig_patent_app_number] => 09526290
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/526290 | Digital rights management system operating on computing device and having black box tied to computing device | Mar 14, 2000 | Issued |
Array
(
[id] => 4259087
[patent_doc_number] => 06167413
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-26
[patent_title] => 'Wearable computer apparatus'
[patent_app_type] => 1
[patent_app_number] => 9/521733
[patent_app_country] => US
[patent_app_date] => 2000-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 19
[patent_no_of_words] => 6487
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/167/06167413.pdf
[firstpage_image] =>[orig_patent_app_number] => 521733
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/521733 | Wearable computer apparatus | Mar 8, 2000 | Issued |
Array
(
[id] => 4400954
[patent_doc_number] => 06304987
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-10-16
[patent_title] => 'Integrated test circuit'
[patent_app_type] => 1
[patent_app_number] => 9/521320
[patent_app_country] => US
[patent_app_date] => 2000-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 14156
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/304/06304987.pdf
[firstpage_image] =>[orig_patent_app_number] => 521320
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/521320 | Integrated test circuit | Mar 8, 2000 | Issued |
Array
(
[id] => 943626
[patent_doc_number] => 06971021
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-11-29
[patent_title] => 'Non-wire contact device application for cryptographic module interfaces'
[patent_app_type] => utility
[patent_app_number] => 09/520589
[patent_app_country] => US
[patent_app_date] => 2000-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6746
[patent_no_of_claims] => 60
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/971/06971021.pdf
[firstpage_image] =>[orig_patent_app_number] => 09520589
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/520589 | Non-wire contact device application for cryptographic module interfaces | Mar 7, 2000 | Issued |