
Amine Riad
Examiner (ID: 17895, Phone: (571)272-8185 , Office: P/2113 )
| Most Active Art Unit | 2113 |
| Art Unit(s) | 2113 |
| Total Applications | 978 |
| Issued Applications | 833 |
| Pending Applications | 41 |
| Abandoned Applications | 119 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6241204
[patent_doc_number] => 20100269010
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-21
[patent_title] => ' Encoding Method, Encoding Device, Decoding Method and Decoding Device for Low Density Generator Matrix Codes'
[patent_app_type] => utility
[patent_app_number] => 12/746756
[patent_app_country] => US
[patent_app_date] => 2008-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9583
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0269/20100269010.pdf
[firstpage_image] =>[orig_patent_app_number] => 12746756
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/746756 | Encoding method, encoding device, decoding method and decoding device for low density generator matrix codes | Apr 15, 2008 | Issued |
Array
(
[id] => 4488663
[patent_doc_number] => 07908526
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-15
[patent_title] => 'Method and system for proactive drive replacement for high availability storage systems'
[patent_app_type] => utility
[patent_app_number] => 12/099714
[patent_app_country] => US
[patent_app_date] => 2008-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5095
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/908/07908526.pdf
[firstpage_image] =>[orig_patent_app_number] => 12099714
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/099714 | Method and system for proactive drive replacement for high availability storage systems | Apr 7, 2008 | Issued |
Array
(
[id] => 4636927
[patent_doc_number] => 08015390
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-09-06
[patent_title] => 'Dissimilar processor synchronization in fly-by-wire high integrity computing platforms and displays'
[patent_app_type] => utility
[patent_app_number] => 12/077599
[patent_app_country] => US
[patent_app_date] => 2008-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2095
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/015/08015390.pdf
[firstpage_image] =>[orig_patent_app_number] => 12077599
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/077599 | Dissimilar processor synchronization in fly-by-wire high integrity computing platforms and displays | Mar 18, 2008 | Issued |
Array
(
[id] => 8985205
[patent_doc_number] => 08516334
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-20
[patent_title] => 'Channel coding, modulating and mapping method for hybrid automatic repeat request of low density parity check code'
[patent_app_type] => utility
[patent_app_number] => 12/663050
[patent_app_country] => US
[patent_app_date] => 2008-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 11390
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12663050
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/663050 | Channel coding, modulating and mapping method for hybrid automatic repeat request of low density parity check code | Feb 27, 2008 | Issued |
Array
(
[id] => 4527886
[patent_doc_number] => 07934125
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-26
[patent_title] => 'Ranged fault signatures for fault diagnosis'
[patent_app_type] => utility
[patent_app_number] => 12/004667
[patent_app_country] => US
[patent_app_date] => 2007-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9656
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/934/07934125.pdf
[firstpage_image] =>[orig_patent_app_number] => 12004667
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/004667 | Ranged fault signatures for fault diagnosis | Dec 18, 2007 | Issued |
Array
(
[id] => 4522784
[patent_doc_number] => 07917806
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-29
[patent_title] => 'System and method for indicating status of an on-chip power supply system'
[patent_app_type] => utility
[patent_app_number] => 11/958680
[patent_app_country] => US
[patent_app_date] => 2007-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 4687
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/917/07917806.pdf
[firstpage_image] =>[orig_patent_app_number] => 11958680
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/958680 | System and method for indicating status of an on-chip power supply system | Dec 17, 2007 | Issued |
Array
(
[id] => 5548205
[patent_doc_number] => 20090158082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-18
[patent_title] => 'FAILOVER IN A HOST CONCURRENTLY SUPPORTING MULTIPLE VIRTUAL IP ADDRESSES ACROSS MULTIPLE ADAPTERS'
[patent_app_type] => utility
[patent_app_number] => 11/958548
[patent_app_country] => US
[patent_app_date] => 2007-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7666
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0158/20090158082.pdf
[firstpage_image] =>[orig_patent_app_number] => 11958548
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/958548 | Failover in a host concurrently supporting multiple virtual IP addresses across multiple adapters | Dec 17, 2007 | Issued |
Array
(
[id] => 4868877
[patent_doc_number] => 20080147936
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-19
[patent_title] => 'CHIP FOR USE WITH BOTH HIGH-SPEED BUS AND LOW-SPEED BUS AND OPERATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 11/958687
[patent_app_country] => US
[patent_app_date] => 2007-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2124
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20080147936.pdf
[firstpage_image] =>[orig_patent_app_number] => 11958687
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/958687 | Chip for use with both high-speed bus and low-speed bus and operation method thereof | Dec 17, 2007 | Issued |
Array
(
[id] => 5548418
[patent_doc_number] => 20090158295
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-18
[patent_title] => 'DEVICE SETTINGS RESTORE POINT'
[patent_app_type] => utility
[patent_app_number] => 11/957514
[patent_app_country] => US
[patent_app_date] => 2007-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7543
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0158/20090158295.pdf
[firstpage_image] =>[orig_patent_app_number] => 11957514
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/957514 | Device settings restore point | Dec 16, 2007 | Issued |
Array
(
[id] => 4895342
[patent_doc_number] => 20080104442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-01
[patent_title] => 'METHOD, DEVICE AND SYSTEM FOR AUTOMATIC DEVICE FAILURE RECOVERY'
[patent_app_type] => utility
[patent_app_number] => 11/957547
[patent_app_country] => US
[patent_app_date] => 2007-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4257
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20080104442.pdf
[firstpage_image] =>[orig_patent_app_number] => 11957547
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/957547 | Method, device and system for automatic device failure recovery | Dec 16, 2007 | Issued |
Array
(
[id] => 5548217
[patent_doc_number] => 20090158094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-18
[patent_title] => 'Method and System For Protocol Embedded Automated Test Control'
[patent_app_type] => utility
[patent_app_number] => 11/956091
[patent_app_country] => US
[patent_app_date] => 2007-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5074
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0158/20090158094.pdf
[firstpage_image] =>[orig_patent_app_number] => 11956091
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/956091 | Method and system for protocol embedded automated test control | Dec 12, 2007 | Issued |
Array
(
[id] => 7756606
[patent_doc_number] => 08112678
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-02-07
[patent_title] => 'Error correction for programmable logic integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 11/955910
[patent_app_country] => US
[patent_app_date] => 2007-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 20
[patent_no_of_words] => 7757
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/112/08112678.pdf
[firstpage_image] =>[orig_patent_app_number] => 11955910
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/955910 | Error correction for programmable logic integrated circuits | Dec 12, 2007 | Issued |
Array
(
[id] => 69024
[patent_doc_number] => 07761740
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-20
[patent_title] => 'Power safe translation table operation in flash memory'
[patent_app_type] => utility
[patent_app_number] => 11/955934
[patent_app_country] => US
[patent_app_date] => 2007-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 14950
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/761/07761740.pdf
[firstpage_image] =>[orig_patent_app_number] => 11955934
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/955934 | Power safe translation table operation in flash memory | Dec 12, 2007 | Issued |
Array
(
[id] => 4847583
[patent_doc_number] => 20080183991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-31
[patent_title] => 'System and Method for Protecting Against Failure Through Geo-Redundancy in a SIP Server'
[patent_app_type] => utility
[patent_app_number] => 11/956094
[patent_app_country] => US
[patent_app_date] => 2007-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10194
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0183/20080183991.pdf
[firstpage_image] =>[orig_patent_app_number] => 11956094
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/956094 | System and method for protecting against failure through geo-redundancy in a SIP server | Dec 12, 2007 | Issued |
Array
(
[id] => 5548204
[patent_doc_number] => 20090158081
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-18
[patent_title] => 'Failover Of Blade Servers In A Data Center'
[patent_app_type] => utility
[patent_app_number] => 11/956128
[patent_app_country] => US
[patent_app_date] => 2007-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7779
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0158/20090158081.pdf
[firstpage_image] =>[orig_patent_app_number] => 11956128
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/956128 | Failover of blade servers in a data center | Dec 12, 2007 | Issued |
Array
(
[id] => 4592855
[patent_doc_number] => 07853831
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-14
[patent_title] => 'Methods and structure for detection and handling of catastrophic SCSI errors'
[patent_app_type] => utility
[patent_app_number] => 11/924813
[patent_app_country] => US
[patent_app_date] => 2007-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5427
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/853/07853831.pdf
[firstpage_image] =>[orig_patent_app_number] => 11924813
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/924813 | Methods and structure for detection and handling of catastrophic SCSI errors | Oct 25, 2007 | Issued |
Array
(
[id] => 8472744
[patent_doc_number] => 08301936
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-30
[patent_title] => 'Apparatus and method for performing a screening test of semiconductor integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 12/447524
[patent_app_country] => US
[patent_app_date] => 2007-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 5120
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12447524
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/447524 | Apparatus and method for performing a screening test of semiconductor integrated circuits | Oct 16, 2007 | Issued |
Array
(
[id] => 4966862
[patent_doc_number] => 20080109682
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-08
[patent_title] => 'INTEGRATED CIRCUIT CARD WITH CONDITION DETECTOR'
[patent_app_type] => utility
[patent_app_number] => 11/869990
[patent_app_country] => US
[patent_app_date] => 2007-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4632
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0109/20080109682.pdf
[firstpage_image] =>[orig_patent_app_number] => 11869990
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/869990 | Integrated circuit card with condition detector | Oct 9, 2007 | Issued |
Array
(
[id] => 4895344
[patent_doc_number] => 20080104444
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-01
[patent_title] => 'System including a plurality of data storage devices connected via network and data storage device used therefor'
[patent_app_type] => utility
[patent_app_number] => 11/906612
[patent_app_country] => US
[patent_app_date] => 2007-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8173
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20080104444.pdf
[firstpage_image] =>[orig_patent_app_number] => 11906612
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/906612 | System including a plurality of data storage devices connected via network and data storage device used therefor | Oct 1, 2007 | Issued |
Array
(
[id] => 7547974
[patent_doc_number] => 08055955
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-08
[patent_title] => 'Gaming machine with power-hit tolerant data storage'
[patent_app_type] => utility
[patent_app_number] => 11/865701
[patent_app_country] => US
[patent_app_date] => 2007-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 19936
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/055/08055955.pdf
[firstpage_image] =>[orig_patent_app_number] => 11865701
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/865701 | Gaming machine with power-hit tolerant data storage | Sep 30, 2007 | Issued |