Array
(
[id] => 739842
[patent_doc_number] => 07039832
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-02
[patent_title] => 'Robust system reliability via systolic manufacturing level chip test operating real time on microprocessors/systems'
[patent_app_type] => utility
[patent_app_number] => 10/313329
[patent_app_country] => US
[patent_app_date] => 2002-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 9740
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/039/07039832.pdf
[firstpage_image] =>[orig_patent_app_number] => 10313329
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/313329 | Robust system reliability via systolic manufacturing level chip test operating real time on microprocessors/systems | Dec 4, 2002 | Issued |
Array
(
[id] => 7282379
[patent_doc_number] => 20040064756
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-01
[patent_title] => 'Method and apparatus for improving reliability in computer processors by re-executing instructions'
[patent_app_type] => new
[patent_app_number] => 10/259502
[patent_app_country] => US
[patent_app_date] => 2002-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1681
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20040064756.pdf
[firstpage_image] =>[orig_patent_app_number] => 10259502
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/259502 | Method and apparatus for improving reliability in computer processors by re-executing instructions | Sep 25, 2002 | Abandoned |
Array
(
[id] => 7175091
[patent_doc_number] => 20040078683
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-22
[patent_title] => 'Systems and methods for managing and analyzing faults in computer networks'
[patent_app_type] => new
[patent_app_number] => 10/258907
[patent_app_country] => US
[patent_app_date] => 2002-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 11006
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0078/20040078683.pdf
[firstpage_image] =>[orig_patent_app_number] => 10258907
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/258907 | Systems and methods for managing and analyzing faults in computer networks | May 6, 2001 | Issued |