Amir Zarabian

Array ( [id] => 3858297 [patent_doc_number] => 05719806 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-17 [patent_title] => 'Memory cell array' [patent_app_type] => 1 [patent_app_number] => 8/088987 [patent_app_country] => US [patent_app_date] => 1993-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3836 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 392 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/719/05719806.pdf [firstpage_image] =>[orig_patent_app_number] => 088987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3076271 [patent_doc_number] => 05353256 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-04 [patent_title] => 'Block specific status information in a memory device' [patent_app_type] => 1 [patent_app_number] => 8/085293 [patent_app_country] => US [patent_app_date] => 1993-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 9235 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/353/05353256.pdf [firstpage_image] =>[orig_patent_app_number] => 085293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3590332 [patent_doc_number] => 05499213 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-12 [patent_title] => 'Semiconductor memory device having self-refresh function' [patent_app_type] => 1 [patent_app_number] => 8/083443 [patent_app_country] => US [patent_app_date] => 1993-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 41 [patent_figures_cnt] => 57 [patent_no_of_words] => 15349 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/499/05499213.pdf [firstpage_image] =>[orig_patent_app_number] => 083443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3066170 [patent_doc_number] => 05357458 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-18 [patent_title] => 'System for allowing a content addressable memory to operate with multiple power voltage levels' [patent_app_type] => 1 [patent_app_number] => 8/083736 [patent_app_country] => US [patent_app_date] => 1993-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3210 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/357/05357458.pdf [firstpage_image] =>[orig_patent_app_number] => 083736 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3130533 [patent_doc_number] => 05381364 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-10 [patent_title] => 'Ferroelectric-based RAM sensing scheme including bit-line capacitance isolation' [patent_app_type] => 1 [patent_app_number] => 8/083883 [patent_app_country] => US [patent_app_date] => 1993-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 4353 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/381/05381364.pdf [firstpage_image] =>[orig_patent_app_number] => 083883 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3049325 [patent_doc_number] => 05377136 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-27 [patent_title] => 'Semiconductor integrated circuit device with built-in memory circuit group' [patent_app_type] => 1 [patent_app_number] => 8/076874 [patent_app_country] => US [patent_app_date] => 1993-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 35 [patent_no_of_words] => 8556 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/377/05377136.pdf [firstpage_image] =>[orig_patent_app_number] => 076874 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3047701 [patent_doc_number] => 05377049 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-27 [patent_title] => 'Method of making a segmented focusing mirror' [patent_app_type] => 1 [patent_app_number] => 8/069596 [patent_app_country] => US [patent_app_date] => 1993-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 5 [patent_no_of_words] => 1551 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/377/05377049.pdf [firstpage_image] =>[orig_patent_app_number] => 069596 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3041054 [patent_doc_number] => 05343421 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-30 [patent_title] => 'Self-biased ferroelectric space charge capacitor memory' [patent_app_type] => 1 [patent_app_number] => 8/066870 [patent_app_country] => US [patent_app_date] => 1993-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 17 [patent_no_of_words] => 5006 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 276 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/343/05343421.pdf [firstpage_image] =>[orig_patent_app_number] => 066870 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3125747 [patent_doc_number] => 05410512 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-25 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/064438 [patent_app_country] => US [patent_app_date] => 1993-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 47 [patent_no_of_words] => 10395 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 483 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/410/05410512.pdf [firstpage_image] =>[orig_patent_app_number] => 064438 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3470735 [patent_doc_number] => 05392235 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-21 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/063428 [patent_app_country] => US [patent_app_date] => 1993-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 6319 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 331 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/392/05392235.pdf [firstpage_image] =>[orig_patent_app_number] => 063428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3124051 [patent_doc_number] => 05410425 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-25 [patent_title] => 'Magnetron cathodes in plasma electrode pockels cells' [patent_app_type] => 1 [patent_app_number] => 8/058844 [patent_app_country] => US [patent_app_date] => 1993-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2264 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/410/05410425.pdf [firstpage_image] =>[orig_patent_app_number] => 058844 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3130696 [patent_doc_number] => 05381372 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-10 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/056919 [patent_app_country] => US [patent_app_date] => 1993-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4901 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/381/05381372.pdf [firstpage_image] =>[orig_patent_app_number] => 056919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3128684 [patent_doc_number] => 05381267 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-10 [patent_title] => 'Movable head-up-display (HUD) combiner assembly including locking linkage mechanism' [patent_app_type] => 1 [patent_app_number] => 8/044786 [patent_app_country] => US [patent_app_date] => 1993-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2584 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/381/05381267.pdf [firstpage_image] =>[orig_patent_app_number] => 044786 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3006649 [patent_doc_number] => 05363334 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-08 [patent_title] => 'Write protection security for memory device' [patent_app_type] => 1 [patent_app_number] => 8/041068 [patent_app_country] => US [patent_app_date] => 1993-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 4672 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/363/05363334.pdf [firstpage_image] =>[orig_patent_app_number] => 041068 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3124137 [patent_doc_number] => 05410429 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-25 [patent_title] => 'Heater assembly for microscope objectives' [patent_app_type] => 1 [patent_app_number] => 8/043538 [patent_app_country] => US [patent_app_date] => 1993-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 1649 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/410/05410429.pdf [firstpage_image] =>[orig_patent_app_number] => 043538 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3041249 [patent_doc_number] => 05343431 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-30 [patent_title] => 'Semiconductor memory apparatus, test apparatus therefor and method for relieving semiconductor memory apparatus from short circuit' [patent_app_type] => 1 [patent_app_number] => 8/043225 [patent_app_country] => US [patent_app_date] => 1993-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2831 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/343/05343431.pdf [firstpage_image] =>[orig_patent_app_number] => 043225 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3458049 [patent_doc_number] => 05386381 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-31 [patent_title] => 'Mask read only memory (ROM) for storing multi-value data' [patent_app_type] => 1 [patent_app_number] => 8/042676 [patent_app_country] => US [patent_app_date] => 1993-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 22 [patent_no_of_words] => 5398 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/386/05386381.pdf [firstpage_image] =>[orig_patent_app_number] => 042676 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3064251 [patent_doc_number] => 05345413 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-06 [patent_title] => 'Default fuse condition for memory device after final test' [patent_app_type] => 1 [patent_app_number] => 8/041069 [patent_app_country] => US [patent_app_date] => 1993-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 4593 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/345/05345413.pdf [firstpage_image] =>[orig_patent_app_number] => 041069 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3012693 [patent_doc_number] => 05371709 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-06 [patent_title] => 'Power management system for serial EEPROM device' [patent_app_type] => 1 [patent_app_number] => 8/041067 [patent_app_country] => US [patent_app_date] => 1993-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 3674 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/371/05371709.pdf [firstpage_image] =>[orig_patent_app_number] => 041067 [rel_patent_id] =>[rel_patent_doc_number] =>)