| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3047445
[patent_doc_number] => 05301165
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-04-05
[patent_title] => 'Chip select speedup circuit for a memory'
[patent_app_type] => 1
[patent_app_number] => 7/967366
[patent_app_country] => US
[patent_app_date] => 1992-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 2891
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/301/05301165.pdf
[firstpage_image] =>[orig_patent_app_number] => 967366
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/967366 | Chip select speedup circuit for a memory | Oct 27, 1992 | Issued |
Array
(
[id] => 3101662
[patent_doc_number] => 05319260
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-06-07
[patent_title] => 'Apparatus and method to prevent the disturbance of a quiescent output buffer caused by ground bounce or by power bounce induced by neighboring active output buffers'
[patent_app_type] => 1
[patent_app_number] => 7/964490
[patent_app_country] => US
[patent_app_date] => 1992-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 3704
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/319/05319260.pdf
[firstpage_image] =>[orig_patent_app_number] => 964490
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/964490 | Apparatus and method to prevent the disturbance of a quiescent output buffer caused by ground bounce or by power bounce induced by neighboring active output buffers | Oct 19, 1992 | Issued |
| 07/960243 | TRANSITION OF A SUBSTANCE TO A NEW STATE THROUGH USE OF ENERGIZER SUCH AS RF ENERGY | Oct 12, 1992 | Abandoned |
Array
(
[id] => 3459392
[patent_doc_number] => 05424988
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-06-13
[patent_title] => 'Stress test for memory arrays in integrated circuits'
[patent_app_type] => 1
[patent_app_number] => 7/954276
[patent_app_country] => US
[patent_app_date] => 1992-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 2189
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/424/05424988.pdf
[firstpage_image] =>[orig_patent_app_number] => 954276
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/954276 | Stress test for memory arrays in integrated circuits | Sep 29, 1992 | Issued |
Array
(
[id] => 3020530
[patent_doc_number] => 05276651
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-01-04
[patent_title] => 'Voltage generating device generating a voltage at a constant level and operating method thereof'
[patent_app_type] => 1
[patent_app_number] => 7/953376
[patent_app_country] => US
[patent_app_date] => 1992-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 12166
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/276/05276651.pdf
[firstpage_image] =>[orig_patent_app_number] => 953376
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/953376 | Voltage generating device generating a voltage at a constant level and operating method thereof | Sep 29, 1992 | Issued |
Array
(
[id] => 2894452
[patent_doc_number] => 05268874
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-12-07
[patent_title] => 'Reading circuit for semiconductor memory'
[patent_app_type] => 1
[patent_app_number] => 7/953745
[patent_app_country] => US
[patent_app_date] => 1992-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 7287
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 286
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/268/05268874.pdf
[firstpage_image] =>[orig_patent_app_number] => 953745
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/953745 | Reading circuit for semiconductor memory | Sep 28, 1992 | Issued |
| 07/951965 | STATIC RANDOM ACCESS MEMORY FOR GATE ARRAY DEVICES | Sep 27, 1992 | Abandoned |
Array
(
[id] => 3032303
[patent_doc_number] => 05289414
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-02-22
[patent_title] => 'Comparator'
[patent_app_type] => 1
[patent_app_number] => 7/951166
[patent_app_country] => US
[patent_app_date] => 1992-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 20
[patent_no_of_words] => 7408
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/289/05289414.pdf
[firstpage_image] =>[orig_patent_app_number] => 951166
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/951166 | Comparator | Sep 24, 1992 | Issued |
Array
(
[id] => 3086820
[patent_doc_number] => 05297102
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-22
[patent_title] => 'Semiconductor memory device storing data and parity bit'
[patent_app_type] => 1
[patent_app_number] => 7/950365
[patent_app_country] => US
[patent_app_date] => 1992-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5985
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/297/05297102.pdf
[firstpage_image] =>[orig_patent_app_number] => 950365
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/950365 | Semiconductor memory device storing data and parity bit | Sep 23, 1992 | Issued |
Array
(
[id] => 3082519
[patent_doc_number] => 05337281
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-08-09
[patent_title] => 'Non-volatile semiconductor memory device in which data can be erased on a block basis and method of erasing data on a block basis in non-volatile semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 7/948566
[patent_app_country] => US
[patent_app_date] => 1992-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 14252
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 294
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/337/05337281.pdf
[firstpage_image] =>[orig_patent_app_number] => 948566
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/948566 | Non-volatile semiconductor memory device in which data can be erased on a block basis and method of erasing data on a block basis in non-volatile semiconductor memory device | Sep 22, 1992 | Issued |
Array
(
[id] => 3004082
[patent_doc_number] => 05367480
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-11-22
[patent_title] => 'Semiconductor memory'
[patent_app_type] => 1
[patent_app_number] => 7/945925
[patent_app_country] => US
[patent_app_date] => 1992-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3293
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 324
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/367/05367480.pdf
[firstpage_image] =>[orig_patent_app_number] => 945925
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/945925 | Semiconductor memory | Sep 16, 1992 | Issued |
Array
(
[id] => 3096225
[patent_doc_number] => 05285408
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-02-08
[patent_title] => 'Method and apparatus for providing a faster ones voltage level restore operation in a dram'
[patent_app_type] => 1
[patent_app_number] => 7/945206
[patent_app_country] => US
[patent_app_date] => 1992-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2333
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/285/05285408.pdf
[firstpage_image] =>[orig_patent_app_number] => 945206
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/945206 | Method and apparatus for providing a faster ones voltage level restore operation in a dram | Sep 14, 1992 | Issued |
Array
(
[id] => 3105047
[patent_doc_number] => 05291433
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-01
[patent_title] => 'Semiconductor memory with leak-resistant bit lines'
[patent_app_type] => 1
[patent_app_number] => 7/943891
[patent_app_country] => US
[patent_app_date] => 1992-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3724
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/291/05291433.pdf
[firstpage_image] =>[orig_patent_app_number] => 943891
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/943891 | Semiconductor memory with leak-resistant bit lines | Sep 10, 1992 | Issued |
Array
(
[id] => 3060028
[patent_doc_number] => 05305273
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-04-19
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 7/942606
[patent_app_country] => US
[patent_app_date] => 1992-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 4444
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 261
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/305/05305273.pdf
[firstpage_image] =>[orig_patent_app_number] => 942606
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/942606 | Semiconductor memory device | Sep 9, 1992 | Issued |
Array
(
[id] => 3126397
[patent_doc_number] => 05384503
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-01-24
[patent_title] => 'SRAM with current-mode read data path'
[patent_app_type] => 1
[patent_app_number] => 7/942296
[patent_app_country] => US
[patent_app_date] => 1992-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 1580
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/384/05384503.pdf
[firstpage_image] =>[orig_patent_app_number] => 942296
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/942296 | SRAM with current-mode read data path | Sep 8, 1992 | Issued |
| 07/940545 | UPROM PROGRAMMING PROTECT CIRCUIT | Sep 3, 1992 | Abandoned |
Array
(
[id] => 3019265
[patent_doc_number] => 05331595
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-19
[patent_title] => 'Semiconductor memory device having IO line pair to be equalized and divided into blocks and operating method thereof'
[patent_app_type] => 1
[patent_app_number] => 7/932186
[patent_app_country] => US
[patent_app_date] => 1992-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 7490
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/331/05331595.pdf
[firstpage_image] =>[orig_patent_app_number] => 932186
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/932186 | Semiconductor memory device having IO line pair to be equalized and divided into blocks and operating method thereof | Aug 20, 1992 | Issued |
Array
(
[id] => 3432703
[patent_doc_number] => 05459690
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-10-17
[patent_title] => 'Integrated semiconductor memory with redundancy arrangement'
[patent_app_type] => 1
[patent_app_number] => 7/920315
[patent_app_country] => US
[patent_app_date] => 1992-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 9750
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 403
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/459/05459690.pdf
[firstpage_image] =>[orig_patent_app_number] => 920315
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/920315 | Integrated semiconductor memory with redundancy arrangement | Aug 16, 1992 | Issued |
Array
(
[id] => 3483447
[patent_doc_number] => 05428564
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-06-27
[patent_title] => 'Six transistor dynamic content addressable memory circuit'
[patent_app_type] => 1
[patent_app_number] => 7/924676
[patent_app_country] => US
[patent_app_date] => 1992-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3636
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/428/05428564.pdf
[firstpage_image] =>[orig_patent_app_number] => 924676
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/924676 | Six transistor dynamic content addressable memory circuit | Aug 2, 1992 | Issued |
Array
(
[id] => 3105313
[patent_doc_number] => 05291447
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-01
[patent_title] => 'Semiconductor memory device having function of controlling sense amplifiers'
[patent_app_type] => 1
[patent_app_number] => 7/921155
[patent_app_country] => US
[patent_app_date] => 1992-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3613
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/291/05291447.pdf
[firstpage_image] =>[orig_patent_app_number] => 921155
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/921155 | Semiconductor memory device having function of controlling sense amplifiers | Jul 28, 1992 | Issued |
