Amir Zarabian

Array ( [id] => 7635476 [patent_doc_number] => 06381186 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-30 [patent_title] => 'Dynamic random access memory' [patent_app_type] => B1 [patent_app_number] => 09/939586 [patent_app_country] => US [patent_app_date] => 2001-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4865 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 6 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/381/06381186.pdf [firstpage_image] =>[orig_patent_app_number] => 09939586 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6999327 [patent_doc_number] => 20010053103 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-20 [patent_title] => 'Semiconductor memory with built-in cache' [patent_app_type] => new [patent_app_number] => 09/933998 [patent_app_country] => US [patent_app_date] => 2001-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 19088 [patent_no_of_claims] => 64 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0053/20010053103.pdf [firstpage_image] =>[orig_patent_app_number] => 09933998 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6030816 [patent_doc_number] => 20020018395 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-14 [patent_title] => 'Method and apparatus for multiple latency synchronous dynamic random access memory' [patent_app_type] => new [patent_app_number] => 09/930762 [patent_app_country] => US [patent_app_date] => 2001-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 12972 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20020018395.pdf [firstpage_image] =>[orig_patent_app_number] => 09930762 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1585483 [patent_doc_number] => 06424594 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-23 [patent_title] => 'Method and apparatus for multiple latency synchronous dynamic random access memory' [patent_app_type] => B1 [patent_app_number] => 09/930761 [patent_app_country] => US [patent_app_date] => 2001-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 12986 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/424/06424594.pdf [firstpage_image] =>[orig_patent_app_number] => 09930761 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6999308 [patent_doc_number] => 20010053089 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-20 [patent_title] => 'Circuits and methods for a static random access memory using vertical transistors' [patent_app_type] => new [patent_app_number] => 09/924850 [patent_app_country] => US [patent_app_date] => 2001-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 5411 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0053/20010053089.pdf [firstpage_image] =>[orig_patent_app_number] => 09924850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5998444 [patent_doc_number] => 20020027802 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-03-07 [patent_title] => 'Circuits and methods for a static random access memory using vertical transistors' [patent_app_type] => new [patent_app_number] => 09/924738 [patent_app_country] => US [patent_app_date] => 2001-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 5411 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0027/20020027802.pdf [firstpage_image] =>[orig_patent_app_number] => 09924738 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1457856 [patent_doc_number] => 06463004 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-10-08 [patent_title] => 'VPX bank architecture' [patent_app_type] => B2 [patent_app_number] => 09/924922 [patent_app_country] => US [patent_app_date] => 2001-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5597 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/463/06463004.pdf [firstpage_image] =>[orig_patent_app_number] => 09924922 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6882155 [patent_doc_number] => 20010048627 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-06 [patent_title] => 'VPX bank architecture' [patent_app_type] => new [patent_app_number] => 09/924888 [patent_app_country] => US [patent_app_date] => 2001-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5636 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0048/20010048627.pdf [firstpage_image] =>[orig_patent_app_number] => 09924888 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7077863 [patent_doc_number] => 20010040832 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-15 [patent_title] => 'Method for checking a semiconductor memory device' [patent_app_type] => new [patent_app_number] => 09/910745 [patent_app_country] => US [patent_app_date] => 2001-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2287 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20010040832.pdf [firstpage_image] =>[orig_patent_app_number] => 09910745 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1461127 [patent_doc_number] => 06426900 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-30 [patent_title] => 'Synchronous semiconductor memory device performing data output in synchronization with external clock' [patent_app_type] => B1 [patent_app_number] => 09/907589 [patent_app_country] => US [patent_app_date] => 2001-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 7024 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/426/06426900.pdf [firstpage_image] =>[orig_patent_app_number] => 09907589 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6030741 [patent_doc_number] => 20020018370 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-14 [patent_title] => 'Erasing method for nonvolatile semiconductor memory device capable of improving a threshold voltage distribution' [patent_app_type] => new [patent_app_number] => 09/897999 [patent_app_country] => US [patent_app_date] => 2001-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 10856 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20020018370.pdf [firstpage_image] =>[orig_patent_app_number] => 09897999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1523364 [patent_doc_number] => 06414889 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-02 [patent_title] => 'Method and apparatus thereof for burn-in testing of a static random access memory' [patent_app_type] => B1 [patent_app_number] => 09/681989 [patent_app_country] => US [patent_app_date] => 2001-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3683 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/414/06414889.pdf [firstpage_image] =>[orig_patent_app_number] => 09681989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6143565 [patent_doc_number] => 20020002663 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-03 [patent_title] => 'Data backup memory' [patent_app_type] => new [patent_app_number] => 09/892699 [patent_app_country] => US [patent_app_date] => 2001-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7445 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 252 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0002/20020002663.pdf [firstpage_image] =>[orig_patent_app_number] => 09892699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1585346 [patent_doc_number] => 06424570 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-23 [patent_title] => 'Modulated charge pump with uses an analog to digital converter to compensate for supply voltage variations' [patent_app_type] => B1 [patent_app_number] => 09/892189 [patent_app_country] => US [patent_app_date] => 2001-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6894 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/424/06424570.pdf [firstpage_image] =>[orig_patent_app_number] => 09892189 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6139665 [patent_doc_number] => 20020001220 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-03 [patent_title] => 'Semiconductor memory and method for driving the same' [patent_app_type] => new [patent_app_number] => 09/886995 [patent_app_country] => US [patent_app_date] => 2001-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8752 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20020001220.pdf [firstpage_image] =>[orig_patent_app_number] => 09886995 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1461200 [patent_doc_number] => 06426912 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-07-30 [patent_title] => 'Test circuit for testing semiconductor memory' [patent_app_type] => B2 [patent_app_number] => 09/887768 [patent_app_country] => US [patent_app_date] => 2001-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 37 [patent_no_of_words] => 21143 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/426/06426912.pdf [firstpage_image] =>[orig_patent_app_number] => 09887768 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1564233 [patent_doc_number] => 06438033 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-08-20 [patent_title] => 'Apparatus and method for programming voltage protection in a non-volatile memory system' [patent_app_type] => B2 [patent_app_number] => 09/884785 [patent_app_country] => US [patent_app_date] => 2001-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 6925 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/438/06438033.pdf [firstpage_image] =>[orig_patent_app_number] => 09884785 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1578322 [patent_doc_number] => 06469936 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-10-22 [patent_title] => 'Apparatus and method for programming voltage protection in a non-volatile memory system' [patent_app_type] => B2 [patent_app_number] => 09/884793 [patent_app_country] => US [patent_app_date] => 2001-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 6966 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/469/06469936.pdf [firstpage_image] =>[orig_patent_app_number] => 09884793 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7077854 [patent_doc_number] => 20010040823 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-15 [patent_title] => 'Apparatus and method for programming voltage protection in a non-volatile memory system' [patent_app_type] => new [patent_app_number] => 09/884234 [patent_app_country] => US [patent_app_date] => 2001-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6910 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20010040823.pdf [firstpage_image] =>[orig_patent_app_number] => 09884234 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6921089 [patent_doc_number] => 20010028574 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-10-11 [patent_title] => 'Via code Mask ROM' [patent_app_type] => new [patent_app_number] => 09/878675 [patent_app_country] => US [patent_app_date] => 2001-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2138 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0028/20010028574.pdf [firstpage_image] =>[orig_patent_app_number] => 09878675 [rel_patent_id] =>[rel_patent_doc_number] =>)