Amy Regina Weisberg
Examiner (ID: 13118, Phone: (571)270-5500 , Office: P/3731 )
Most Active Art Unit | 3649 |
Art Unit(s) | 3612, 3734, 3771, 3649, 3731 |
Total Applications | 622 |
Issued Applications | 338 |
Pending Applications | 15 |
Abandoned Applications | 269 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 9094360
[patent_doc_number] => 20130273671
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-17
[patent_title] => 'Apparatus and Method for Endpoint Detection During Electronic Sample Preparation'
[patent_app_type] => utility
[patent_app_number] => 13/861926
[patent_app_country] => US
[patent_app_date] => 2013-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7951
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13861926
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/861926 | Apparatus and method for endpoint detection during electronic sample preparation | Apr 11, 2013 | Issued |
Array
(
[id] => 10004195
[patent_doc_number] => 09048294
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-02
[patent_title] => 'Methods for depositing manganese and manganese nitrides'
[patent_app_type] => utility
[patent_app_number] => 13/860618
[patent_app_country] => US
[patent_app_date] => 2013-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6019
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13860618
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/860618 | Methods for depositing manganese and manganese nitrides | Apr 10, 2013 | Issued |
Array
(
[id] => 9094359
[patent_doc_number] => 20130273670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-17
[patent_title] => 'Concentration Measuring Device used in Manufacturing Process'
[patent_app_type] => utility
[patent_app_number] => 13/861076
[patent_app_country] => US
[patent_app_date] => 2013-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3920
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13861076
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/861076 | Concentration Measuring Device used in Manufacturing Process | Apr 10, 2013 | Abandoned |
Array
(
[id] => 10563569
[patent_doc_number] => 09287249
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-15
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/389621
[patent_app_country] => US
[patent_app_date] => 2013-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 7760
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14389621
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/389621 | Semiconductor device | Mar 11, 2013 | Issued |
Array
(
[id] => 9191594
[patent_doc_number] => 20130330909
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-12
[patent_title] => 'METHOD FOR CUTTING BRITTLE SHEET-SHAPED STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 13/758062
[patent_app_country] => US
[patent_app_date] => 2013-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2322
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13758062
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/758062 | Method for cutting brittle sheet-shaped structure | Feb 3, 2013 | Issued |
Array
(
[id] => 9161529
[patent_doc_number] => 20130309806
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-21
[patent_title] => 'METHOD FOR MANUFACTURING LIGHT-ABSORBING LAYER AND METHOD FOR MANUFACTURING SOLAR CELL USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/757696
[patent_app_country] => US
[patent_app_date] => 2013-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3756
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13757696
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/757696 | METHOD FOR MANUFACTURING LIGHT-ABSORBING LAYER AND METHOD FOR MANUFACTURING SOLAR CELL USING THE SAME | Jan 31, 2013 | Abandoned |
Array
(
[id] => 9642645
[patent_doc_number] => 20140220756
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-07
[patent_title] => 'METHODS OF FORMING SEMICONDUCTOR DEVICES BY FORMING A SEMICONDUCTOR LAYER ABOVE SOURCE/DRAIN REGIONS PRIOR TO REMOVING A GATE CAP LAYER'
[patent_app_type] => utility
[patent_app_number] => 13/757139
[patent_app_country] => US
[patent_app_date] => 2013-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3513
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13757139
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/757139 | METHODS OF FORMING SEMICONDUCTOR DEVICES BY FORMING A SEMICONDUCTOR LAYER ABOVE SOURCE/DRAIN REGIONS PRIOR TO REMOVING A GATE CAP LAYER | Jan 31, 2013 | Abandoned |
Array
(
[id] => 9642656
[patent_doc_number] => 20140220767
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-07
[patent_title] => 'DOUBLE-PATTERN GATE FORMATION PROCESSING WITH CRITICAL DIMENSION CONTROL'
[patent_app_type] => utility
[patent_app_number] => 13/756689
[patent_app_country] => US
[patent_app_date] => 2013-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5167
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13756689
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/756689 | Double-pattern gate formation processing with critical dimension control | Jan 31, 2013 | Issued |
Array
(
[id] => 9463464
[patent_doc_number] => 20140127891
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-08
[patent_title] => 'METHOD FOR MANUFACTURING PIXEL STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 13/756549
[patent_app_country] => US
[patent_app_date] => 2013-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 3837
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13756549
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/756549 | Method for manufacturing pixel structure | Jan 31, 2013 | Issued |
Array
(
[id] => 9642664
[patent_doc_number] => 20140220775
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-07
[patent_title] => 'METHODS FOR FABRICATING INTEGRATED CIRCUITS HAVING EMBEDDED ELECTRICAL INTERCONNECTS'
[patent_app_type] => utility
[patent_app_number] => 13/757504
[patent_app_country] => US
[patent_app_date] => 2013-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4838
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13757504
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/757504 | Methods for fabricating integrated circuits having embedded electrical interconnects | Jan 31, 2013 | Issued |
Array
(
[id] => 8963610
[patent_doc_number] => 20130203212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-08
[patent_title] => 'METHOD FOR FABRICATING SOLAR CELL'
[patent_app_type] => utility
[patent_app_number] => 13/756541
[patent_app_country] => US
[patent_app_date] => 2013-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4078
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13756541
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/756541 | Method for fabricating solar cell | Jan 31, 2013 | Issued |
Array
(
[id] => 8853683
[patent_doc_number] => 20130143358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'METHOD FOR MANUFACTURING OXIDE THIN FILM TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 13/754172
[patent_app_country] => US
[patent_app_date] => 2013-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2749
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13754172
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/754172 | METHOD FOR MANUFACTURING OXIDE THIN FILM TRANSISTOR | Jan 29, 2013 | Abandoned |
Array
(
[id] => 8788855
[patent_doc_number] => 20130105824
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-02
[patent_title] => 'Method and System for Generating a Photo-Response from MoS2 Schottky Junctions'
[patent_app_type] => utility
[patent_app_number] => 13/661979
[patent_app_country] => US
[patent_app_date] => 2012-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5638
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13661979
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/661979 | Method and system for generating a photo-response from MoS2 Schottky junctions | Oct 25, 2012 | Issued |
Array
(
[id] => 9446301
[patent_doc_number] => 20140117469
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-01
[patent_title] => 'TSV-MEMS COMBINATION'
[patent_app_type] => utility
[patent_app_number] => 13/661712
[patent_app_country] => US
[patent_app_date] => 2012-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3395
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13661712
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/661712 | TSV-MEMS COMBINATION | Oct 25, 2012 | Abandoned |
Array
(
[id] => 9446377
[patent_doc_number] => 20140117545
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-01
[patent_title] => 'COPPER HILLOCK PREVENTION WITH HYDROGEN PLASMA TREATMENT IN A DEDICATED CHAMBER'
[patent_app_type] => utility
[patent_app_number] => 13/661882
[patent_app_country] => US
[patent_app_date] => 2012-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2315
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13661882
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/661882 | COPPER HILLOCK PREVENTION WITH HYDROGEN PLASMA TREATMENT IN A DEDICATED CHAMBER | Oct 25, 2012 | Abandoned |
Array
(
[id] => 9178417
[patent_doc_number] => 20130320402
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-05
[patent_title] => 'pHEMT HBT INTEGRATED EPITAXIAL STRUCTURE AND A FABRICATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/662162
[patent_app_country] => US
[patent_app_date] => 2012-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5618
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13662162
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/662162 | pHEMT HBT INTEGRATED EPITAXIAL STRUCTURE AND A FABRICATION METHOD THEREOF | Oct 25, 2012 | Abandoned |
Array
(
[id] => 9094414
[patent_doc_number] => 20130273725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-17
[patent_title] => 'METHOD OF FABRICATING A STRUCTURED SEMICONDUCTOR SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 13/644719
[patent_app_country] => US
[patent_app_date] => 2012-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4792
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13644719
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/644719 | METHOD OF FABRICATING A STRUCTURED SEMICONDUCTOR SUBSTRATE | Oct 3, 2012 | Abandoned |
Array
(
[id] => 9396817
[patent_doc_number] => 20140094223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-03
[patent_title] => 'EPITAXIAL BUFFER LAYERS FOR GROUP III-N TRANSISTORS ON SILICON SUBSTRATES'
[patent_app_type] => utility
[patent_app_number] => 13/631514
[patent_app_country] => US
[patent_app_date] => 2012-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9441
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13631514
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/631514 | Epitaxial buffer layers for group III-N transistors on silicon substrates | Sep 27, 2012 | Issued |
Array
(
[id] => 8733220
[patent_doc_number] => 20130078789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-28
[patent_title] => 'Substrate Processing Apparatus, Method of Manufacturing Semiconductor Device and Non-Transitory Computer-Readable Recording Medium'
[patent_app_type] => utility
[patent_app_number] => 13/622595
[patent_app_country] => US
[patent_app_date] => 2012-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 12033
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13622595
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/622595 | Substrate Processing Apparatus, Method of Manufacturing Semiconductor Device and Non-Transitory Computer-Readable Recording Medium | Sep 18, 2012 | Abandoned |
Array
(
[id] => 10954032
[patent_doc_number] => 20140357053
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-04
[patent_title] => 'Method for Preparing Composite Substrate Used For GaN Growth'
[patent_app_type] => utility
[patent_app_number] => 14/373310
[patent_app_country] => US
[patent_app_date] => 2012-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7539
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14373310
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/373310 | Method for Preparing Composite Substrate Used For GaN Growth | May 21, 2012 | Abandoned |