An T Luu
Examiner (ID: 2276, Phone: (571)272-1746 , Office: P/2842 )
Most Active Art Unit | 2816 |
Art Unit(s) | 2842, 2816, 2502 |
Total Applications | 2105 |
Issued Applications | 1964 |
Pending Applications | 23 |
Abandoned Applications | 118 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18945654
[patent_doc_number] => 20240040793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/486148
[patent_app_country] => US
[patent_app_date] => 2023-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12916
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18486148
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/486148 | SEMICONDUCTOR DEVICE | Oct 11, 2023 | Pending |
Array
(
[id] => 18812988
[patent_doc_number] => 20230387325
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => THIN-FILM TRANSISTOR AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/232848
[patent_app_country] => US
[patent_app_date] => 2023-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8128
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 329
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18232848
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/232848 | THIN-FILM TRANSISTOR AND MANUFACTURING METHOD THEREOF | Aug 10, 2023 | Pending |
Array
(
[id] => 18789245
[patent_doc_number] => 20230377890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => SELECTIVE DEPOSITION OF CARBON ON PHOTORESIST LAYER FOR LITHOGRAPHY APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 18/228234
[patent_app_country] => US
[patent_app_date] => 2023-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8084
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18228234
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/228234 | SELECTIVE DEPOSITION OF CARBON ON PHOTORESIST LAYER FOR LITHOGRAPHY APPLICATIONS | Jul 30, 2023 | Pending |
Array
(
[id] => 18774535
[patent_doc_number] => 20230369366
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => ENHANCED DESIGN FOR IMAGE SENSING TECHNOLOGY
[patent_app_type] => utility
[patent_app_number] => 18/358255
[patent_app_country] => US
[patent_app_date] => 2023-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10379
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18358255
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/358255 | ENHANCED DESIGN FOR IMAGE SENSING TECHNOLOGY | Jul 24, 2023 | Pending |
Array
(
[id] => 18776551
[patent_doc_number] => 20230371393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => MAGNETIC TUNNEL JUNCTION MEMORY CELL WITH A BUFFER-LAYER AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/358341
[patent_app_country] => US
[patent_app_date] => 2023-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9848
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18358341
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/358341 | MAGNETIC TUNNEL JUNCTION MEMORY CELL WITH A BUFFER-LAYER AND METHODS FOR FORMING THE SAME | Jul 24, 2023 | Pending |
Array
(
[id] => 18323761
[patent_doc_number] => 20230121889
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/955709
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9781
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17955709
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/955709 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Sep 28, 2022 | Pending |
Array
(
[id] => 18379722
[patent_doc_number] => 20230154811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/819874
[patent_app_country] => US
[patent_app_date] => 2022-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4400
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17819874
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/819874 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | Aug 14, 2022 | Pending |
Array
(
[id] => 18182704
[patent_doc_number] => 20230043434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-09
[patent_title] => SEMICONDUCTOR DEVICE MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/844732
[patent_app_country] => US
[patent_app_date] => 2022-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5846
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17844732
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/844732 | SEMICONDUCTOR DEVICE MANUFACTURING METHOD | Jun 20, 2022 | Pending |
Array
(
[id] => 18789235
[patent_doc_number] => 20230377879
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => BARRIER LAYER FOR PREVENTING ALUMINUM DIFFUSION
[patent_app_type] => utility
[patent_app_number] => 17/747978
[patent_app_country] => US
[patent_app_date] => 2022-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9138
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17747978
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/747978 | BARRIER LAYER FOR PREVENTING ALUMINUM DIFFUSION | May 17, 2022 | Pending |
Array
(
[id] => 18180387
[patent_doc_number] => 20230041116
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-09
[patent_title] => LATCH-UP TEST STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/656727
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7761
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17656727
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/656727 | LATCH-UP TEST STRUCTURE | Mar 27, 2022 | Pending |
Array
(
[id] => 18540817
[patent_doc_number] => 20230245928
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-03
[patent_title] => TEMPERATURE-BASED SEMICONDUCTOR WAFER SINGULATION
[patent_app_type] => utility
[patent_app_number] => 17/590697
[patent_app_country] => US
[patent_app_date] => 2022-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3169
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17590697
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/590697 | TEMPERATURE-BASED SEMICONDUCTOR WAFER SINGULATION | Jan 31, 2022 | Pending |
Array
(
[id] => 17886479
[patent_doc_number] => 20220301957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => SEMICONDUCTOR DEVICE, SEMICONDUCTOR MODULE, VEHICLE, AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/581970
[patent_app_country] => US
[patent_app_date] => 2022-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7305
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17581970
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/581970 | SEMICONDUCTOR DEVICE, SEMICONDUCTOR MODULE, VEHICLE, AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE | Jan 22, 2022 | Pending |
Array
(
[id] => 19399681
[patent_doc_number] => 12074067
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-27
[patent_title] => Wafer dividing method and dividing apparatus
[patent_app_type] => utility
[patent_app_number] => 17/648460
[patent_app_country] => US
[patent_app_date] => 2022-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 4576
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 269
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17648460
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/648460 | Wafer dividing method and dividing apparatus | Jan 19, 2022 | Issued |
Array
(
[id] => 18488389
[patent_doc_number] => 20230215737
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-06
[patent_title] => Method of annealing out silicon defectivity
[patent_app_type] => utility
[patent_app_number] => 17/566942
[patent_app_country] => US
[patent_app_date] => 2021-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3754
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17566942
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/566942 | Method of annealing out silicon defectivity | Dec 30, 2021 | Pending |
Array
(
[id] => 17536622
[patent_doc_number] => 20220115231
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => WRAP-AROUND LABEL FOR SSD
[patent_app_type] => utility
[patent_app_number] => 17/559493
[patent_app_country] => US
[patent_app_date] => 2021-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4420
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17559493
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/559493 | WRAP-AROUND LABEL FOR SSD | Dec 21, 2021 | Pending |
Array
(
[id] => 18112862
[patent_doc_number] => 20230005742
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-05
[patent_title] => METHOD OF TREATING TARGET FILM AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/546617
[patent_app_country] => US
[patent_app_date] => 2021-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5326
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17546617
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/546617 | Method of treating target film and method of manufacturing semiconductor device | Dec 8, 2021 | Issued |
Array
(
[id] => 18439971
[patent_doc_number] => 20230187266
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/546293
[patent_app_country] => US
[patent_app_date] => 2021-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9792
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17546293
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/546293 | Method of manufacturing semiconductor structure | Dec 8, 2021 | Issued |
Array
(
[id] => 17645490
[patent_doc_number] => 20220173229
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-02
[patent_title] => QUANTUM DEVICE AND METHOD FOR PRODUCING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/456400
[patent_app_country] => US
[patent_app_date] => 2021-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7344
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17456400
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/456400 | QUANTUM DEVICE AND METHOD FOR PRODUCING THE SAME | Nov 23, 2021 | Pending |
Array
(
[id] => 17870781
[patent_doc_number] => 20220293518
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => INTERCONNECTION STRUCTURE AND MANUFACTURE METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/528957
[patent_app_country] => US
[patent_app_date] => 2021-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15229
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -34
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17528957
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/528957 | INTERCONNECTION STRUCTURE AND MANUFACTURE METHOD THEREOF | Nov 16, 2021 | Pending |
Array
(
[id] => 17645256
[patent_doc_number] => 20220172995
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-02
[patent_title] => CHIP MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/528320
[patent_app_country] => US
[patent_app_date] => 2021-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3848
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17528320
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/528320 | CHIP MANUFACTURING METHOD | Nov 16, 2021 | Abandoned |