
An T. Luu
Examiner (ID: 5797, Phone: (571)272-1746 , Office: P/2842 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2502, 2816, 2842 |
| Total Applications | 2105 |
| Issued Applications | 1967 |
| Pending Applications | 23 |
| Abandoned Applications | 118 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8785367
[patent_doc_number] => 08432215
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-30
[patent_title] => 'Charge pump'
[patent_app_type] => utility
[patent_app_number] => 13/247854
[patent_app_country] => US
[patent_app_date] => 2011-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 5489
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13247854
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/247854 | Charge pump | Sep 27, 2011 | Issued |
Array
(
[id] => 9390165
[patent_doc_number] => 08686775
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-01
[patent_title] => 'Piecewise linear phase interpolator'
[patent_app_type] => utility
[patent_app_number] => 13/241040
[patent_app_country] => US
[patent_app_date] => 2011-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 5548
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13241040
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/241040 | Piecewise linear phase interpolator | Sep 21, 2011 | Issued |
Array
(
[id] => 9184705
[patent_doc_number] => 08624646
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-01-07
[patent_title] => 'Method and apparatus for generating asymmetrically deskewed complementary signals'
[patent_app_type] => utility
[patent_app_number] => 13/231553
[patent_app_country] => US
[patent_app_date] => 2011-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5835
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13231553
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/231553 | Method and apparatus for generating asymmetrically deskewed complementary signals | Sep 12, 2011 | Issued |
Array
(
[id] => 7667328
[patent_doc_number] => 20110316597
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-29
[patent_title] => 'SIGNAL GENERATOR WITH OUTPUT FREQUENCY GREATER THAN THE OSCILLATOR FREQUENCY'
[patent_app_type] => utility
[patent_app_number] => 13/227166
[patent_app_country] => US
[patent_app_date] => 2011-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4946
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13227166
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/227166 | Signal generator with output frequency greater than the oscillator frequency | Sep 6, 2011 | Issued |
Array
(
[id] => 8681540
[patent_doc_number] => 20130049824
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-28
[patent_title] => '3D CHIP STACK SKEW REDUCTION WITH RESONANT CLOCK AND INDUCTIVE COUPLING'
[patent_app_type] => utility
[patent_app_number] => 13/217349
[patent_app_country] => US
[patent_app_date] => 2011-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4284
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13217349
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/217349 | 3D chip stack skew reduction with resonant clock and inductive coupling | Aug 24, 2011 | Issued |
Array
(
[id] => 10091674
[patent_doc_number] => 09128497
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-08
[patent_title] => 'Voltage reference circuit based on temperature compensation'
[patent_app_type] => utility
[patent_app_number] => 13/993117
[patent_app_country] => US
[patent_app_date] => 2011-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4716
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13993117
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/993117 | Voltage reference circuit based on temperature compensation | Aug 23, 2011 | Issued |
Array
(
[id] => 8987408
[patent_doc_number] => 20130214689
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-22
[patent_title] => 'PLASMA IGNITION DEVICE AND PLASMA IGNITION METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/881391
[patent_app_country] => US
[patent_app_date] => 2011-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9281
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13881391
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/881391 | Plasma ignition device and plasma ignition method | Aug 17, 2011 | Issued |
Array
(
[id] => 8859352
[patent_doc_number] => 08461893
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-11
[patent_title] => 'Uniform-footprint programmable multi-stage delay cell'
[patent_app_type] => utility
[patent_app_number] => 13/210664
[patent_app_country] => US
[patent_app_date] => 2011-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 7356
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13210664
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/210664 | Uniform-footprint programmable multi-stage delay cell | Aug 15, 2011 | Issued |
Array
(
[id] => 8933407
[patent_doc_number] => 08493112
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-23
[patent_title] => 'Signal processing apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/208740
[patent_app_country] => US
[patent_app_date] => 2011-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 7399
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13208740
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/208740 | Signal processing apparatus | Aug 11, 2011 | Issued |
Array
(
[id] => 7584645
[patent_doc_number] => 20110279155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-17
[patent_title] => 'Slew rate PWM controlled charge pump for limited in-rush current switch driving'
[patent_app_type] => utility
[patent_app_number] => 13/136143
[patent_app_country] => US
[patent_app_date] => 2011-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3097
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0279/20110279155.pdf
[firstpage_image] =>[orig_patent_app_number] => 13136143
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/136143 | Slew rate PWM controlled charge pump for limited in-rush current switch driving | Jul 24, 2011 | Issued |
Array
(
[id] => 7739554
[patent_doc_number] => 20120019287
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-26
[patent_title] => 'GATE CONTROL CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/189397
[patent_app_country] => US
[patent_app_date] => 2011-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6296
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20120019287.pdf
[firstpage_image] =>[orig_patent_app_number] => 13189397
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/189397 | Gate control circuit | Jul 21, 2011 | Issued |
Array
(
[id] => 8726310
[patent_doc_number] => 08405436
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-26
[patent_title] => 'Multi-phase clock generator'
[patent_app_type] => utility
[patent_app_number] => 13/186076
[patent_app_country] => US
[patent_app_date] => 2011-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4073
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13186076
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/186076 | Multi-phase clock generator | Jul 18, 2011 | Issued |
Array
(
[id] => 8427326
[patent_doc_number] => 20120249201
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-04
[patent_title] => 'CLOCK SIGNAL GENERATION CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/178787
[patent_app_country] => US
[patent_app_date] => 2011-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5727
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13178787
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/178787 | Clock signal generation circuit | Jul 7, 2011 | Issued |
Array
(
[id] => 9159323
[patent_doc_number] => 20130307600
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-21
[patent_title] => 'SIGNAL PROCESSING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/981932
[patent_app_country] => US
[patent_app_date] => 2011-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4330
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13981932
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/981932 | Signal processing apparatus | Jul 5, 2011 | Issued |
Array
(
[id] => 8528544
[patent_doc_number] => 08305121
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-11-06
[patent_title] => 'High-performance memory interface circuit architecture'
[patent_app_type] => utility
[patent_app_number] => 13/168499
[patent_app_country] => US
[patent_app_date] => 2011-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4115
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13168499
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/168499 | High-performance memory interface circuit architecture | Jun 23, 2011 | Issued |
Array
(
[id] => 8690827
[patent_doc_number] => 08390357
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-05
[patent_title] => 'Fixed dead time PFC controller'
[patent_app_type] => utility
[patent_app_number] => 13/118208
[patent_app_country] => US
[patent_app_date] => 2011-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2495
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13118208
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/118208 | Fixed dead time PFC controller | May 26, 2011 | Issued |
Array
(
[id] => 8463015
[patent_doc_number] => 20120268183
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-25
[patent_title] => 'ELECTRONIC OSCILLATION SIGNAL GENERATION CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/117153
[patent_app_country] => US
[patent_app_date] => 2011-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2117
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13117153
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/117153 | Electronic oscillation signal generation circuit | May 26, 2011 | Issued |
Array
(
[id] => 8627594
[patent_doc_number] => RE043947
[patent_country] => US
[patent_kind] => E1
[patent_issue_date] => 2013-01-29
[patent_title] => 'Delay locked loop circuit and method'
[patent_app_type] => reissue
[patent_app_number] => 13/105749
[patent_app_country] => US
[patent_app_date] => 2011-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 19
[patent_no_of_words] => 14655
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13105749
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/105749 | Delay locked loop circuit and method | May 10, 2011 | Issued |
Array
(
[id] => 5933468
[patent_doc_number] => 20110210776
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-01
[patent_title] => 'Clock Integrated Circuit'
[patent_app_type] => utility
[patent_app_number] => 13/102721
[patent_app_country] => US
[patent_app_date] => 2011-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 7021
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0210/20110210776.pdf
[firstpage_image] =>[orig_patent_app_number] => 13102721
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/102721 | Clock integrated circuit | May 5, 2011 | Issued |
Array
(
[id] => 8481326
[patent_doc_number] => 20120280732
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-08
[patent_title] => 'APPARATUS, SYSTEM, AND METHOD FOR VOLTAGE SWING AND DUTY CYCLE ADJUSTMENT'
[patent_app_type] => utility
[patent_app_number] => 13/100669
[patent_app_country] => US
[patent_app_date] => 2011-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10012
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13100669
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/100669 | Apparatus, system, and method for voltage swing and duty cycle adjustment | May 3, 2011 | Issued |