
An T. Luu
Examiner (ID: 5797, Phone: (571)272-1746 , Office: P/2842 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2502, 2816, 2842 |
| Total Applications | 2105 |
| Issued Applications | 1967 |
| Pending Applications | 23 |
| Abandoned Applications | 118 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9441775
[patent_doc_number] => 08710889
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-04-29
[patent_title] => 'Apparatus for controllable delay cell and associated methods'
[patent_app_type] => utility
[patent_app_number] => 12/888369
[patent_app_country] => US
[patent_app_date] => 2010-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7086
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12888369
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/888369 | Apparatus for controllable delay cell and associated methods | Sep 21, 2010 | Issued |
Array
(
[id] => 7811865
[patent_doc_number] => 08134397
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-13
[patent_title] => 'Minimum leading edge blanking signal generator and method for generating minimum leading edge blanking signal'
[patent_app_type] => utility
[patent_app_number] => 12/885443
[patent_app_country] => US
[patent_app_date] => 2010-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3385
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 272
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/134/08134397.pdf
[firstpage_image] =>[orig_patent_app_number] => 12885443
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/885443 | Minimum leading edge blanking signal generator and method for generating minimum leading edge blanking signal | Sep 17, 2010 | Issued |
Array
(
[id] => 5941407
[patent_doc_number] => 20110102027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-05
[patent_title] => 'SEMICONDUCTOR INTEGRATED DEVICE AND CONTROL METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/884973
[patent_app_country] => US
[patent_app_date] => 2010-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4412
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0102/20110102027.pdf
[firstpage_image] =>[orig_patent_app_number] => 12884973
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/884973 | Semiconductor integrated device and control method thereof | Sep 16, 2010 | Issued |
Array
(
[id] => 8038039
[patent_doc_number] => 20120068753
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-22
[patent_title] => 'ANALOG DELAY LINES AND ADAPTIVE BIASING'
[patent_app_type] => utility
[patent_app_number] => 12/883893
[patent_app_country] => US
[patent_app_date] => 2010-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6367
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0068/20120068753.pdf
[firstpage_image] =>[orig_patent_app_number] => 12883893
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/883893 | Analog delay lines and adaptive biasing | Sep 15, 2010 | Issued |
Array
(
[id] => 8178744
[patent_doc_number] => 08179179
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-15
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/881541
[patent_app_country] => US
[patent_app_date] => 2010-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8469
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/179/08179179.pdf
[firstpage_image] =>[orig_patent_app_number] => 12881541
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/881541 | Semiconductor device | Sep 13, 2010 | Issued |
Array
(
[id] => 8376054
[patent_doc_number] => 08258846
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-04
[patent_title] => 'Method and apparatus for regenerating sampling frequency and then quickly locking signals accordingly'
[patent_app_type] => utility
[patent_app_number] => 12/876923
[patent_app_country] => US
[patent_app_date] => 2010-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 4224
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12876923
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/876923 | Method and apparatus for regenerating sampling frequency and then quickly locking signals accordingly | Sep 6, 2010 | Issued |
Array
(
[id] => 8995861
[patent_doc_number] => 08519751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-27
[patent_title] => 'Gate drive circuit'
[patent_app_type] => utility
[patent_app_number] => 13/390721
[patent_app_country] => US
[patent_app_date] => 2010-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 5810
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13390721
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/390721 | Gate drive circuit | Sep 1, 2010 | Issued |
Array
(
[id] => 8399139
[patent_doc_number] => 08269536
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-18
[patent_title] => 'Onion waveform generator and spread spectrum clock generator using the same'
[patent_app_type] => utility
[patent_app_number] => 12/871920
[patent_app_country] => US
[patent_app_date] => 2010-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 6757
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12871920
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/871920 | Onion waveform generator and spread spectrum clock generator using the same | Aug 30, 2010 | Issued |
Array
(
[id] => 8422498
[patent_doc_number] => 08278987
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-02
[patent_title] => 'Duty cycle based phase interpolators and methods for use'
[patent_app_type] => utility
[patent_app_number] => 12/854771
[patent_app_country] => US
[patent_app_date] => 2010-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3378
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12854771
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/854771 | Duty cycle based phase interpolators and methods for use | Aug 10, 2010 | Issued |
Array
(
[id] => 8225428
[patent_doc_number] => 20120139623
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-07
[patent_title] => 'SEMICONDUCTOR ELEMENT, SEMICONDUCTOR DEVICE, AND ELECTRIC POWER CONVERTER'
[patent_app_type] => utility
[patent_app_number] => 13/389555
[patent_app_country] => US
[patent_app_date] => 2010-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 47
[patent_no_of_words] => 25078
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13389555
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/389555 | Semiconductor element, semiconductor device, and electric power converter | Aug 8, 2010 | Issued |
Array
(
[id] => 8376034
[patent_doc_number] => 08258831
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-09-04
[patent_title] => 'Method and apparatus for clock generator lock detector'
[patent_app_type] => utility
[patent_app_number] => 12/851280
[patent_app_country] => US
[patent_app_date] => 2010-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5383
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12851280
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/851280 | Method and apparatus for clock generator lock detector | Aug 4, 2010 | Issued |
Array
(
[id] => 7751421
[patent_doc_number] => 20120025888
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-02
[patent_title] => 'Drive Strength Control of Phase Rotators'
[patent_app_type] => utility
[patent_app_number] => 12/845966
[patent_app_country] => US
[patent_app_date] => 2010-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3461
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0025/20120025888.pdf
[firstpage_image] =>[orig_patent_app_number] => 12845966
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/845966 | Drive strength control of phase rotators | Jul 28, 2010 | Issued |
Array
(
[id] => 6021963
[patent_doc_number] => 20110050289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-03
[patent_title] => 'INPUT BUFFER'
[patent_app_type] => utility
[patent_app_number] => 12/844077
[patent_app_country] => US
[patent_app_date] => 2010-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2590
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20110050289.pdf
[firstpage_image] =>[orig_patent_app_number] => 12844077
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/844077 | Input buffer | Jul 26, 2010 | Issued |
Array
(
[id] => 6021985
[patent_doc_number] => 20110050311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-03
[patent_title] => 'FLAG SIGNAL GENERATION CIRCUIT AND SEMICONDUCTOR DEVICE HAVING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/844307
[patent_app_country] => US
[patent_app_date] => 2010-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2606
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20110050311.pdf
[firstpage_image] =>[orig_patent_app_number] => 12844307
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/844307 | Flag signal generation circuit and semiconductor device having the same | Jul 26, 2010 | Issued |
Array
(
[id] => 6021985
[patent_doc_number] => 20110050311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-03
[patent_title] => 'FLAG SIGNAL GENERATION CIRCUIT AND SEMICONDUCTOR DEVICE HAVING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/844307
[patent_app_country] => US
[patent_app_date] => 2010-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2606
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20110050311.pdf
[firstpage_image] =>[orig_patent_app_number] => 12844307
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/844307 | Flag signal generation circuit and semiconductor device having the same | Jul 26, 2010 | Issued |
Array
(
[id] => 6021985
[patent_doc_number] => 20110050311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-03
[patent_title] => 'FLAG SIGNAL GENERATION CIRCUIT AND SEMICONDUCTOR DEVICE HAVING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/844307
[patent_app_country] => US
[patent_app_date] => 2010-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2606
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20110050311.pdf
[firstpage_image] =>[orig_patent_app_number] => 12844307
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/844307 | Flag signal generation circuit and semiconductor device having the same | Jul 26, 2010 | Issued |
Array
(
[id] => 6021985
[patent_doc_number] => 20110050311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-03
[patent_title] => 'FLAG SIGNAL GENERATION CIRCUIT AND SEMICONDUCTOR DEVICE HAVING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/844307
[patent_app_country] => US
[patent_app_date] => 2010-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2606
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20110050311.pdf
[firstpage_image] =>[orig_patent_app_number] => 12844307
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/844307 | Flag signal generation circuit and semiconductor device having the same | Jul 26, 2010 | Issued |
Array
(
[id] => 6021964
[patent_doc_number] => 20110050290
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-03
[patent_title] => 'OUTPUT DRIVER CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/844175
[patent_app_country] => US
[patent_app_date] => 2010-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4345
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20110050290.pdf
[firstpage_image] =>[orig_patent_app_number] => 12844175
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/844175 | Output driver circuit | Jul 26, 2010 | Issued |
Array
(
[id] => 4640237
[patent_doc_number] => 08018265
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-09-13
[patent_title] => 'Differential signal generation circuit'
[patent_app_type] => utility
[patent_app_number] => 12/840255
[patent_app_country] => US
[patent_app_date] => 2010-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3636
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/018/08018265.pdf
[firstpage_image] =>[orig_patent_app_number] => 12840255
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/840255 | Differential signal generation circuit | Jul 19, 2010 | Issued |
Array
(
[id] => 8245444
[patent_doc_number] => 08203371
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-19
[patent_title] => 'Semiconductor integrated circuit and method for determining delay amount using the same'
[patent_app_type] => utility
[patent_app_number] => 12/840258
[patent_app_country] => US
[patent_app_date] => 2010-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 6925
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/203/08203371.pdf
[firstpage_image] =>[orig_patent_app_number] => 12840258
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/840258 | Semiconductor integrated circuit and method for determining delay amount using the same | Jul 19, 2010 | Issued |