
An T. Luu
Examiner (ID: 5797, Phone: (571)272-1746 , Office: P/2842 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2502, 2816, 2842 |
| Total Applications | 2105 |
| Issued Applications | 1967 |
| Pending Applications | 23 |
| Abandoned Applications | 118 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4964134
[patent_doc_number] => 20080106954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-08
[patent_title] => 'Voltage and temperature compensation delay system and method'
[patent_app_type] => utility
[patent_app_number] => 11/594690
[patent_app_country] => US
[patent_app_date] => 2006-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5906
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0106/20080106954.pdf
[firstpage_image] =>[orig_patent_app_number] => 11594690
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/594690 | Voltage and temperature compensation delay system and method | Nov 6, 2006 | Issued |
Array
(
[id] => 4830352
[patent_doc_number] => 20080129356
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-05
[patent_title] => 'CML DELAY CELL WITH LINEAR RAIL-TO-RAIL TUNING RANGE AND CONSTANT OUTPUT SWING'
[patent_app_type] => utility
[patent_app_number] => 11/556882
[patent_app_country] => US
[patent_app_date] => 2006-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3762
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0129/20080129356.pdf
[firstpage_image] =>[orig_patent_app_number] => 11556882
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/556882 | CML delay cell with linear rail-to-rail tuning range and constant output swing | Nov 5, 2006 | Issued |
Array
(
[id] => 35084
[patent_doc_number] => 07786769
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-31
[patent_title] => 'On die signal detector without die power'
[patent_app_type] => utility
[patent_app_number] => 11/591331
[patent_app_country] => US
[patent_app_date] => 2006-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2044
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/786/07786769.pdf
[firstpage_image] =>[orig_patent_app_number] => 11591331
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/591331 | On die signal detector without die power | Oct 31, 2006 | Issued |
Array
(
[id] => 4891264
[patent_doc_number] => 20080100361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-01
[patent_title] => 'NORMAL MODE AND GREEN MODE PULSE WIDTH MODULATION CONTROLLER'
[patent_app_type] => utility
[patent_app_number] => 11/555426
[patent_app_country] => US
[patent_app_date] => 2006-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3141
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0100/20080100361.pdf
[firstpage_image] =>[orig_patent_app_number] => 11555426
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/555426 | Normal mode and green mode pulse width modulation controller | Oct 31, 2006 | Issued |
Array
(
[id] => 113193
[patent_doc_number] => 07719336
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-18
[patent_title] => 'Pulse width modulation sequence maintaining maximally flat voltage during current transients'
[patent_app_type] => utility
[patent_app_number] => 11/555128
[patent_app_country] => US
[patent_app_date] => 2006-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 6132
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/719/07719336.pdf
[firstpage_image] =>[orig_patent_app_number] => 11555128
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/555128 | Pulse width modulation sequence maintaining maximally flat voltage during current transients | Oct 30, 2006 | Issued |
Array
(
[id] => 4891263
[patent_doc_number] => 20080100360
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-01
[patent_title] => 'PULSED LOCAL CLOCK BUFFER (LCB) CHARACTERIZATION RING OSCILLATOR'
[patent_app_type] => utility
[patent_app_number] => 11/553014
[patent_app_country] => US
[patent_app_date] => 2006-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4894
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0100/20080100360.pdf
[firstpage_image] =>[orig_patent_app_number] => 11553014
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/553014 | Pulsed local clock buffer (LCB) characterization ring oscillator | Oct 25, 2006 | Issued |
Array
(
[id] => 4969035
[patent_doc_number] => 20070109037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-17
[patent_title] => 'BANDGAP REFERENCE CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 11/549763
[patent_app_country] => US
[patent_app_date] => 2006-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2873
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0109/20070109037.pdf
[firstpage_image] =>[orig_patent_app_number] => 11549763
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/549763 | Bandgap reference circuits | Oct 15, 2006 | Issued |
Array
(
[id] => 592780
[patent_doc_number] => 07439792
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-10-21
[patent_title] => 'High voltage generation circuit and semiconductor device having the same'
[patent_app_type] => utility
[patent_app_number] => 11/549411
[patent_app_country] => US
[patent_app_date] => 2006-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 3943
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/439/07439792.pdf
[firstpage_image] =>[orig_patent_app_number] => 11549411
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/549411 | High voltage generation circuit and semiconductor device having the same | Oct 12, 2006 | Issued |
Array
(
[id] => 205611
[patent_doc_number] => 07629825
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-12-08
[patent_title] => 'Efficient delay elements'
[patent_app_type] => utility
[patent_app_number] => 11/549427
[patent_app_country] => US
[patent_app_date] => 2006-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 8532
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/629/07629825.pdf
[firstpage_image] =>[orig_patent_app_number] => 11549427
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/549427 | Efficient delay elements | Oct 12, 2006 | Issued |
Array
(
[id] => 878100
[patent_doc_number] => 07358779
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-04-15
[patent_title] => 'Amplitude compensation circuit with programmable buffers'
[patent_app_type] => utility
[patent_app_number] => 11/580601
[patent_app_country] => US
[patent_app_date] => 2006-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5109
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/358/07358779.pdf
[firstpage_image] =>[orig_patent_app_number] => 11580601
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/580601 | Amplitude compensation circuit with programmable buffers | Oct 11, 2006 | Issued |
Array
(
[id] => 4691470
[patent_doc_number] => 20080084240
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-10
[patent_title] => 'APPARATUS AND METHOD FOR PROVIDING A TEMPERATURE COMPENSATED REFERENCE CURRENT'
[patent_app_type] => utility
[patent_app_number] => 11/548113
[patent_app_country] => US
[patent_app_date] => 2006-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2382
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0084/20080084240.pdf
[firstpage_image] =>[orig_patent_app_number] => 11548113
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/548113 | Apparatus and method for providing a temperature compensated reference current | Oct 9, 2006 | Issued |
Array
(
[id] => 798293
[patent_doc_number] => 07427883
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-09-23
[patent_title] => 'High bandwidth phase locked pool (PLL)'
[patent_app_type] => utility
[patent_app_number] => 11/542961
[patent_app_country] => US
[patent_app_date] => 2006-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 4623
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/427/07427883.pdf
[firstpage_image] =>[orig_patent_app_number] => 11542961
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/542961 | High bandwidth phase locked pool (PLL) | Oct 2, 2006 | Issued |
Array
(
[id] => 134313
[patent_doc_number] => 07696797
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-04-13
[patent_title] => 'Signal generator with output frequency greater than the oscillator frequency'
[patent_app_type] => utility
[patent_app_number] => 11/540387
[patent_app_country] => US
[patent_app_date] => 2006-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4810
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/696/07696797.pdf
[firstpage_image] =>[orig_patent_app_number] => 11540387
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/540387 | Signal generator with output frequency greater than the oscillator frequency | Sep 28, 2006 | Issued |
Array
(
[id] => 4692185
[patent_doc_number] => 20080084956
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-10
[patent_title] => 'Absolute value peak differential voltage detector circuit and method'
[patent_app_type] => utility
[patent_app_number] => 11/523795
[patent_app_country] => US
[patent_app_date] => 2006-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4756
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0084/20080084956.pdf
[firstpage_image] =>[orig_patent_app_number] => 11523795
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/523795 | Absolute value peak differential voltage detector circuit and method | Sep 17, 2006 | Issued |
Array
(
[id] => 364029
[patent_doc_number] => 07482845
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-01-27
[patent_title] => 'Output buffer circuit'
[patent_app_type] => utility
[patent_app_number] => 11/469219
[patent_app_country] => US
[patent_app_date] => 2006-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 5539
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/482/07482845.pdf
[firstpage_image] =>[orig_patent_app_number] => 11469219
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/469219 | Output buffer circuit | Aug 30, 2006 | Issued |
Array
(
[id] => 5485518
[patent_doc_number] => 20090275283
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-05
[patent_title] => 'Use of intra-body communication'
[patent_app_type] => utility
[patent_app_number] => 12/308861
[patent_app_country] => US
[patent_app_date] => 2006-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5796
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0275/20090275283.pdf
[firstpage_image] =>[orig_patent_app_number] => 12308861
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/308861 | Use of intra-body communication | Aug 28, 2006 | Abandoned |
Array
(
[id] => 394491
[patent_doc_number] => 07298192
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-11-20
[patent_title] => 'Digital DLL device, digital DLL control method, and digital DLL control program'
[patent_app_type] => utility
[patent_app_number] => 11/510721
[patent_app_country] => US
[patent_app_date] => 2006-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5865
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/298/07298192.pdf
[firstpage_image] =>[orig_patent_app_number] => 11510721
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/510721 | Digital DLL device, digital DLL control method, and digital DLL control program | Aug 27, 2006 | Issued |
Array
(
[id] => 814172
[patent_doc_number] => 07414448
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-08-19
[patent_title] => 'Duty cycle correction circuit'
[patent_app_type] => utility
[patent_app_number] => 11/503064
[patent_app_country] => US
[patent_app_date] => 2006-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3353
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 294
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/414/07414448.pdf
[firstpage_image] =>[orig_patent_app_number] => 11503064
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/503064 | Duty cycle correction circuit | Aug 13, 2006 | Issued |
Array
(
[id] => 274794
[patent_doc_number] => 07560961
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-07-14
[patent_title] => 'Voltage driver circuit'
[patent_app_type] => utility
[patent_app_number] => 11/503564
[patent_app_country] => US
[patent_app_date] => 2006-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3809
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/560/07560961.pdf
[firstpage_image] =>[orig_patent_app_number] => 11503564
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/503564 | Voltage driver circuit | Aug 10, 2006 | Issued |
Array
(
[id] => 4649261
[patent_doc_number] => 20080036516
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-14
[patent_title] => 'APPARATUS AND METHOD FOR CHARGE PUMP SLEW RATE CONTROL'
[patent_app_type] => utility
[patent_app_number] => 11/501798
[patent_app_country] => US
[patent_app_date] => 2006-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3247
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20080036516.pdf
[firstpage_image] =>[orig_patent_app_number] => 11501798
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/501798 | Apparatus and method for charge pump slew rate control | Aug 8, 2006 | Issued |