
An T. Luu
Examiner (ID: 5797, Phone: (571)272-1746 , Office: P/2842 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2502, 2816, 2842 |
| Total Applications | 2105 |
| Issued Applications | 1967 |
| Pending Applications | 23 |
| Abandoned Applications | 118 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5169360
[patent_doc_number] => 20070069791
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-29
[patent_title] => 'Adjustable delay cells and delay lines including the same'
[patent_app_type] => utility
[patent_app_number] => 11/431448
[patent_app_country] => US
[patent_app_date] => 2006-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4656
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0069/20070069791.pdf
[firstpage_image] =>[orig_patent_app_number] => 11431448
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/431448 | Adjustable delay cells and delay lines including the same | May 9, 2006 | Issued |
Array
(
[id] => 4993442
[patent_doc_number] => 20070008787
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-11
[patent_title] => 'Output circuit and method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/430899
[patent_app_country] => US
[patent_app_date] => 2006-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5427
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0008/20070008787.pdf
[firstpage_image] =>[orig_patent_app_number] => 11430899
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/430899 | Output circuit and method thereof | May 9, 2006 | Issued |
Array
(
[id] => 5044130
[patent_doc_number] => 20070262801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-15
[patent_title] => 'Pulse width modulation circuit and method therefor'
[patent_app_type] => utility
[patent_app_number] => 11/430928
[patent_app_country] => US
[patent_app_date] => 2006-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2789
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20070262801.pdf
[firstpage_image] =>[orig_patent_app_number] => 11430928
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/430928 | Pulse width modulation circuit and method therefor | May 9, 2006 | Abandoned |
Array
(
[id] => 278568
[patent_doc_number] => 07557646
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-07-07
[patent_title] => 'Semiconductor device with non-intersecting power and ground wiring patterns'
[patent_app_type] => utility
[patent_app_number] => 11/429273
[patent_app_country] => US
[patent_app_date] => 2006-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 7381
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/557/07557646.pdf
[firstpage_image] =>[orig_patent_app_number] => 11429273
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/429273 | Semiconductor device with non-intersecting power and ground wiring patterns | May 7, 2006 | Issued |
Array
(
[id] => 576189
[patent_doc_number] => 07463079
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-09
[patent_title] => 'Short circuit protection by gate voltage sensing'
[patent_app_type] => utility
[patent_app_number] => 11/429345
[patent_app_country] => US
[patent_app_date] => 2006-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2703
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/463/07463079.pdf
[firstpage_image] =>[orig_patent_app_number] => 11429345
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/429345 | Short circuit protection by gate voltage sensing | May 4, 2006 | Issued |
Array
(
[id] => 5152457
[patent_doc_number] => 20070035339
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-15
[patent_title] => 'Level shifter and a display device having the same'
[patent_app_type] => utility
[patent_app_number] => 11/429297
[patent_app_country] => US
[patent_app_date] => 2006-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6512
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0035/20070035339.pdf
[firstpage_image] =>[orig_patent_app_number] => 11429297
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/429297 | Level shifter and a display device having the same | May 4, 2006 | Issued |
Array
(
[id] => 5223363
[patent_doc_number] => 20070252629
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-01
[patent_title] => 'METHOD AND APPARATUS FOR CORRECTING THE DUTY CYCLE OF A DIGITAL SIGNAL'
[patent_app_type] => utility
[patent_app_number] => 11/381050
[patent_app_country] => US
[patent_app_date] => 2006-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10174
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0252/20070252629.pdf
[firstpage_image] =>[orig_patent_app_number] => 11381050
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/381050 | Method and apparatus for correcting the duty cycle of a digital signal | Apr 30, 2006 | Issued |
Array
(
[id] => 807621
[patent_doc_number] => 07420400
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-09-02
[patent_title] => 'Method and apparatus for on-chip duty cycle measurement'
[patent_app_type] => utility
[patent_app_number] => 11/380982
[patent_app_country] => US
[patent_app_date] => 2006-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10085
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/420/07420400.pdf
[firstpage_image] =>[orig_patent_app_number] => 11380982
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/380982 | Method and apparatus for on-chip duty cycle measurement | Apr 30, 2006 | Issued |
Array
(
[id] => 830627
[patent_doc_number] => 07400183
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-07-15
[patent_title] => 'Voltage controlled oscillator delay cell and method'
[patent_app_type] => utility
[patent_app_number] => 11/415588
[patent_app_country] => US
[patent_app_date] => 2006-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3708
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/400/07400183.pdf
[firstpage_image] =>[orig_patent_app_number] => 11415588
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/415588 | Voltage controlled oscillator delay cell and method | Apr 30, 2006 | Issued |
Array
(
[id] => 5223364
[patent_doc_number] => 20070252630
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-01
[patent_title] => 'Receiver latch circuit and method'
[patent_app_type] => utility
[patent_app_number] => 11/415590
[patent_app_country] => US
[patent_app_date] => 2006-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4493
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0252/20070252630.pdf
[firstpage_image] =>[orig_patent_app_number] => 11415590
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/415590 | Receiver latch circuit and method | Apr 30, 2006 | Issued |
Array
(
[id] => 5659573
[patent_doc_number] => 20060250169
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-09
[patent_title] => 'Apparatus for enabling duty cycle locking at the rising/falling edge of the clock'
[patent_app_type] => utility
[patent_app_number] => 11/413630
[patent_app_country] => US
[patent_app_date] => 2006-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3486
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0250/20060250169.pdf
[firstpage_image] =>[orig_patent_app_number] => 11413630
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/413630 | Apparatus for enabling duty cycle locking at the rising/falling edge of the clock | Apr 27, 2006 | Issued |
Array
(
[id] => 5662055
[patent_doc_number] => 20060252651
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-09
[patent_title] => 'Compound semiconductor switching circuit device'
[patent_app_type] => utility
[patent_app_number] => 11/412077
[patent_app_country] => US
[patent_app_date] => 2006-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 12068
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0252/20060252651.pdf
[firstpage_image] =>[orig_patent_app_number] => 11412077
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/412077 | Compound semiconductor switching circuit device | Apr 26, 2006 | Issued |
Array
(
[id] => 824135
[patent_doc_number] => 07405609
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-29
[patent_title] => 'Circuit arrangement for driving an electrical circuit breaker at high voltage potential'
[patent_app_type] => utility
[patent_app_number] => 11/409332
[patent_app_country] => US
[patent_app_date] => 2006-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3395
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/405/07405609.pdf
[firstpage_image] =>[orig_patent_app_number] => 11409332
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/409332 | Circuit arrangement for driving an electrical circuit breaker at high voltage potential | Apr 20, 2006 | Issued |
Array
(
[id] => 7592694
[patent_doc_number] => 07652508
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-01-26
[patent_title] => 'Circuit device and electronic equipment provided with the same'
[patent_app_type] => utility
[patent_app_number] => 11/918875
[patent_app_country] => US
[patent_app_date] => 2006-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 43
[patent_no_of_words] => 17374
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/652/07652508.pdf
[firstpage_image] =>[orig_patent_app_number] => 11918875
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/918875 | Circuit device and electronic equipment provided with the same | Apr 19, 2006 | Issued |
Array
(
[id] => 394486
[patent_doc_number] => 07298187
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-11-20
[patent_title] => 'System and method for power on reset and under voltage lockout schemes'
[patent_app_type] => utility
[patent_app_number] => 11/407682
[patent_app_country] => US
[patent_app_date] => 2006-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 13920
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/298/07298187.pdf
[firstpage_image] =>[orig_patent_app_number] => 11407682
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/407682 | System and method for power on reset and under voltage lockout schemes | Apr 18, 2006 | Issued |
Array
(
[id] => 5245566
[patent_doc_number] => 20070241800
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-18
[patent_title] => 'Programmable delay circuit having reduced insertion delay'
[patent_app_type] => utility
[patent_app_number] => 11/405822
[patent_app_country] => US
[patent_app_date] => 2006-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5385
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0241/20070241800.pdf
[firstpage_image] =>[orig_patent_app_number] => 11405822
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/405822 | Programmable delay circuit having reduced insertion delay | Apr 17, 2006 | Issued |
Array
(
[id] => 5850041
[patent_doc_number] => 20060233232
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-19
[patent_title] => 'Pulse width modulation generating circuit'
[patent_app_type] => utility
[patent_app_number] => 11/405076
[patent_app_country] => US
[patent_app_date] => 2006-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1425
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0233/20060233232.pdf
[firstpage_image] =>[orig_patent_app_number] => 11405076
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/405076 | Pulse width modulation generating circuit | Apr 16, 2006 | Issued |
Array
(
[id] => 390784
[patent_doc_number] => 07301380
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-11-27
[patent_title] => 'Delay locked loop having charge pump gain independent of operating frequency'
[patent_app_type] => utility
[patent_app_number] => 11/279446
[patent_app_country] => US
[patent_app_date] => 2006-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2639
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/301/07301380.pdf
[firstpage_image] =>[orig_patent_app_number] => 11279446
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/279446 | Delay locked loop having charge pump gain independent of operating frequency | Apr 11, 2006 | Issued |
Array
(
[id] => 432831
[patent_doc_number] => 07265608
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-09-04
[patent_title] => 'Current mode trimming apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/403002
[patent_app_country] => US
[patent_app_date] => 2006-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 3450
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/265/07265608.pdf
[firstpage_image] =>[orig_patent_app_number] => 11403002
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/403002 | Current mode trimming apparatus | Apr 10, 2006 | Issued |
Array
(
[id] => 928885
[patent_doc_number] => 07315197
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-01-01
[patent_title] => 'Limit swing charge pump and method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/387391
[patent_app_country] => US
[patent_app_date] => 2006-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 3059
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/315/07315197.pdf
[firstpage_image] =>[orig_patent_app_number] => 11387391
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/387391 | Limit swing charge pump and method thereof | Mar 22, 2006 | Issued |