
Ana J. Picon-feliciano
Examiner (ID: 3342, Phone: (571)272-5252 , Office: P/2482 )
| Most Active Art Unit | 2482 |
| Art Unit(s) | 2482 |
| Total Applications | 463 |
| Issued Applications | 290 |
| Pending Applications | 56 |
| Abandoned Applications | 137 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18138990
[patent_doc_number] => 20230012825
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => MEMORY AND OPERATION METHOD OF MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/537033
[patent_app_country] => US
[patent_app_date] => 2021-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4385
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17537033
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/537033 | Memory and operation method of memory | Nov 28, 2021 | Issued |
Array
(
[id] => 18944419
[patent_doc_number] => 20240039558
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => Radio Transmitter and Receiver
[patent_app_type] => utility
[patent_app_number] => 18/265295
[patent_app_country] => US
[patent_app_date] => 2021-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9856
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18265295
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/265295 | Radio Transmitter and Receiver | Nov 28, 2021 | Abandoned |
Array
(
[id] => 17796473
[patent_doc_number] => 20220255565
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-11
[patent_title] => APPARATUS AND METHOD FOR SUCCESSIVE CANCELLATION BIT-FLIP DECODING OF POLAR CODE
[patent_app_type] => utility
[patent_app_number] => 17/530999
[patent_app_country] => US
[patent_app_date] => 2021-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5422
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17530999
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/530999 | Apparatus and method for successive cancellation bit-flip decoding of polar code | Nov 18, 2021 | Issued |
Array
(
[id] => 18378108
[patent_doc_number] => 20230153195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => MANAGING MACHINE LEARNING MODEL RECONSTRUCTION
[patent_app_type] => utility
[patent_app_number] => 17/455364
[patent_app_country] => US
[patent_app_date] => 2021-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11375
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17455364
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/455364 | Managing machine learning model reconstruction | Nov 16, 2021 | Issued |
Array
(
[id] => 18494592
[patent_doc_number] => 11700017
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-11
[patent_title] => Method and system for providing minimal aliasing error correction code
[patent_app_type] => utility
[patent_app_number] => 17/524803
[patent_app_country] => US
[patent_app_date] => 2021-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 7428
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17524803
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/524803 | Method and system for providing minimal aliasing error correction code | Nov 11, 2021 | Issued |
Array
(
[id] => 18890839
[patent_doc_number] => 11869616
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-09
[patent_title] => Centrally logging and aggregating miscompares on chip during memory test
[patent_app_type] => utility
[patent_app_number] => 17/524039
[patent_app_country] => US
[patent_app_date] => 2021-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6384
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17524039
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/524039 | Centrally logging and aggregating miscompares on chip during memory test | Nov 10, 2021 | Issued |
Array
(
[id] => 18897602
[patent_doc_number] => 20240013087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => VIRTUAL DISTILLATION FOR QUANTUM ERROR MITIGATION
[patent_app_type] => utility
[patent_app_number] => 18/036252
[patent_app_country] => US
[patent_app_date] => 2021-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12015
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18036252
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/036252 | Virtual distillation for quantum error mitigation | Nov 10, 2021 | Issued |
Array
(
[id] => 18822022
[patent_doc_number] => 20230396363
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => Symbol Interleaving for Parameter Estimation
[patent_app_type] => utility
[patent_app_number] => 18/249478
[patent_app_country] => US
[patent_app_date] => 2021-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17355
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18249478
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/249478 | Symbol interleaving for parameter estimation | Oct 24, 2021 | Issued |
Array
(
[id] => 18481744
[patent_doc_number] => 11695504
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-07-04
[patent_title] => Forward error correction decoder failure detection
[patent_app_type] => utility
[patent_app_number] => 17/450344
[patent_app_country] => US
[patent_app_date] => 2021-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9384
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17450344
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/450344 | Forward error correction decoder failure detection | Oct 7, 2021 | Issued |
Array
(
[id] => 17372187
[patent_doc_number] => 20220027239
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => STORAGE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/497092
[patent_app_country] => US
[patent_app_date] => 2021-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17134
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17497092
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/497092 | Storage system | Oct 7, 2021 | Issued |
Array
(
[id] => 18904708
[patent_doc_number] => 20240020193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-18
[patent_title] => ERROR CORRECTION CIRCUIT, ERROR CORRECTION METHOD, AND COMMUNICATION APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/250268
[patent_app_country] => US
[patent_app_date] => 2021-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6604
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18250268
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/250268 | Error correction circuit, error correction method, and communication apparatus | Sep 30, 2021 | Issued |
Array
(
[id] => 19080625
[patent_doc_number] => 11950013
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-02
[patent_title] => Method for processing an image frame and electronic device
[patent_app_type] => utility
[patent_app_number] => 17/482605
[patent_app_country] => US
[patent_app_date] => 2021-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 9661
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 339
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17482605
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/482605 | Method for processing an image frame and electronic device | Sep 22, 2021 | Issued |
Array
(
[id] => 19553280
[patent_doc_number] => 12137001
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Scalable protocol-agnostic reliable transport
[patent_app_type] => utility
[patent_app_number] => 17/483668
[patent_app_country] => US
[patent_app_date] => 2021-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 33
[patent_no_of_words] => 18017
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17483668
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/483668 | Scalable protocol-agnostic reliable transport | Sep 22, 2021 | Issued |
Array
(
[id] => 18646054
[patent_doc_number] => 11770137
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-09-26
[patent_title] => Error floor performance improvement of generalized product codes
[patent_app_type] => utility
[patent_app_number] => 17/481296
[patent_app_country] => US
[patent_app_date] => 2021-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 8651
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17481296
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/481296 | Error floor performance improvement of generalized product codes | Sep 20, 2021 | Issued |
Array
(
[id] => 18258045
[patent_doc_number] => 20230085085
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-16
[patent_title] => PROCESSING PROBLEMATIC SIGNAL MODULATION PATTERNS AS ERASURES USING WIRELESS COMMUNICATION DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/474345
[patent_app_country] => US
[patent_app_date] => 2021-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10058
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17474345
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/474345 | Processing problematic signal modulation patterns as erasures using wireless communication devices | Sep 13, 2021 | Issued |
Array
(
[id] => 17709884
[patent_doc_number] => 20220209892
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-30
[patent_title] => ADAPTIVE ERROR CORRECTION DECODING FOR CHIRP SPREAD SPECTRUM
[patent_app_type] => utility
[patent_app_number] => 17/470218
[patent_app_country] => US
[patent_app_date] => 2021-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14928
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 332
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17470218
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/470218 | ADAPTIVE ERROR CORRECTION DECODING FOR CHIRP SPREAD SPECTRUM | Sep 8, 2021 | Pending |
Array
(
[id] => 19421622
[patent_doc_number] => 20240297746
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-05
[patent_title] => DISTRIBUTED HANDLING OF FORWARD ERROR CORRECTION IN HARDWARE ASSISTED VERIFICATION PLATFORMS
[patent_app_type] => utility
[patent_app_number] => 18/578437
[patent_app_country] => US
[patent_app_date] => 2021-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4680
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18578437
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/578437 | DISTRIBUTED HANDLING OF FORWARD ERROR CORRECTION IN HARDWARE ASSISTED VERIFICATION PLATFORMS | Aug 30, 2021 | Pending |
Array
(
[id] => 17430373
[patent_doc_number] => 20220058082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-24
[patent_title] => SEMICONDUCTOR STORAGE ELEMENT, SEMICONDUCTOR STORAGE DEVICE AND SYSTEM-ON-CHIP
[patent_app_type] => utility
[patent_app_number] => 17/407101
[patent_app_country] => US
[patent_app_date] => 2021-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3427
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17407101
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/407101 | Semiconductor storage element, semiconductor storage device and system-on-chip | Aug 18, 2021 | Issued |
Array
(
[id] => 17430372
[patent_doc_number] => 20220058081
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-24
[patent_title] => METHOD AND APPARATUS FOR DECODING SIGNAL IN WIRELESS COMMUNICATION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/407028
[patent_app_country] => US
[patent_app_date] => 2021-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17531
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17407028
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/407028 | Method and apparatus for decoding signal in wireless communication system | Aug 18, 2021 | Issued |
Array
(
[id] => 18579583
[patent_doc_number] => 11736127
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-22
[patent_title] => Optical transmission device and likelihood generation circuit
[patent_app_type] => utility
[patent_app_number] => 17/405461
[patent_app_country] => US
[patent_app_date] => 2021-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 28
[patent_no_of_words] => 5066
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 350
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17405461
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/405461 | Optical transmission device and likelihood generation circuit | Aug 17, 2021 | Issued |