
Ana J. Picon-feliciano
Examiner (ID: 3342, Phone: (571)272-5252 , Office: P/2482 )
| Most Active Art Unit | 2482 |
| Art Unit(s) | 2482 |
| Total Applications | 463 |
| Issued Applications | 290 |
| Pending Applications | 56 |
| Abandoned Applications | 137 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18781994
[patent_doc_number] => 11823759
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-21
[patent_title] => Testing of fault detection circuit
[patent_app_type] => utility
[patent_app_number] => 17/402706
[patent_app_country] => US
[patent_app_date] => 2021-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2683
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17402706
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/402706 | Testing of fault detection circuit | Aug 15, 2021 | Issued |
Array
(
[id] => 19522035
[patent_doc_number] => 12123749
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-22
[patent_title] => Method for determining a fault for a set of sensors
[patent_app_type] => utility
[patent_app_number] => 18/042565
[patent_app_country] => US
[patent_app_date] => 2021-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 7260
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18042565
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/042565 | Method for determining a fault for a set of sensors | Aug 15, 2021 | Issued |
Array
(
[id] => 18608733
[patent_doc_number] => 11750220
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Apparatus and method for channel encoding/decoding in communication or broadcasting system
[patent_app_type] => utility
[patent_app_number] => 17/400681
[patent_app_country] => US
[patent_app_date] => 2021-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 144
[patent_figures_cnt] => 144
[patent_no_of_words] => 26622
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17400681
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/400681 | Apparatus and method for channel encoding/decoding in communication or broadcasting system | Aug 11, 2021 | Issued |
Array
(
[id] => 18464918
[patent_doc_number] => 11689219
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-06-27
[patent_title] => Method and system for error correction in memory devices using irregular error correction code components
[patent_app_type] => utility
[patent_app_number] => 17/401215
[patent_app_country] => US
[patent_app_date] => 2021-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 14520
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17401215
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/401215 | Method and system for error correction in memory devices using irregular error correction code components | Aug 11, 2021 | Issued |
Array
(
[id] => 17736680
[patent_doc_number] => 20220222139
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => NON-VOLATILE MEMORY DEVICE, CONTROLLER FOR CONTROLLING THE SAME, STORAGE DEVICE HAVING THE SAME, AND READING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/399528
[patent_app_country] => US
[patent_app_date] => 2021-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15859
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17399528
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/399528 | Non-volatile memory device, controller for controlling the same, storage device having the same, and reading method thereof | Aug 10, 2021 | Issued |
Array
(
[id] => 18165244
[patent_doc_number] => 20230031842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-02
[patent_title] => MEMORY DEVICE ON-DIE ECC DATA
[patent_app_type] => utility
[patent_app_number] => 17/391830
[patent_app_country] => US
[patent_app_date] => 2021-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5653
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17391830
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/391830 | Memory device on-die ECC data | Aug 1, 2021 | Issued |
Array
(
[id] => 17278722
[patent_doc_number] => 20210384920
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-09
[patent_title] => METHOD FOR LAYERED ENCODING UNDER HIGH DIMENSIONAL MODULATION
[patent_app_type] => utility
[patent_app_number] => 17/390423
[patent_app_country] => US
[patent_app_date] => 2021-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2509
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17390423
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/390423 | METHOD FOR LAYERED ENCODING UNDER HIGH DIMENSIONAL MODULATION | Jul 29, 2021 | Abandoned |
Array
(
[id] => 18248105
[patent_doc_number] => 11604693
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-14
[patent_title] => Memory device, a controller for controlling the same, a memory system including the same, and an operating method of the same
[patent_app_type] => utility
[patent_app_number] => 17/388243
[patent_app_country] => US
[patent_app_date] => 2021-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 27
[patent_no_of_words] => 12134
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17388243
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/388243 | Memory device, a controller for controlling the same, a memory system including the same, and an operating method of the same | Jul 28, 2021 | Issued |
Array
(
[id] => 18206164
[patent_doc_number] => 11588576
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-21
[patent_title] => Data transmission method, base station, and terminal device
[patent_app_type] => utility
[patent_app_number] => 17/389004
[patent_app_country] => US
[patent_app_date] => 2021-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 7830
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17389004
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/389004 | Data transmission method, base station, and terminal device | Jul 28, 2021 | Issued |
Array
(
[id] => 18089239
[patent_doc_number] => 11539380
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-27
[patent_title] => Decoding device, decoding method, control circuit, and storage medium
[patent_app_type] => utility
[patent_app_number] => 17/382736
[patent_app_country] => US
[patent_app_date] => 2021-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 12964
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17382736
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/382736 | Decoding device, decoding method, control circuit, and storage medium | Jul 21, 2021 | Issued |
Array
(
[id] => 18400957
[patent_doc_number] => 11663095
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-30
[patent_title] => Error detection circuit
[patent_app_type] => utility
[patent_app_number] => 17/372599
[patent_app_country] => US
[patent_app_date] => 2021-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5625
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17372599
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/372599 | Error detection circuit | Jul 11, 2021 | Issued |
Array
(
[id] => 17403693
[patent_doc_number] => 20220045784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-10
[patent_title] => Additional Bit Freezing For Polar Coding
[patent_app_type] => utility
[patent_app_number] => 17/365965
[patent_app_country] => US
[patent_app_date] => 2021-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8485
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17365965
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/365965 | Additional bit freezing for polar coding | Jun 30, 2021 | Issued |
Array
(
[id] => 17173769
[patent_doc_number] => 20210327440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => Audio packet loss concealment method, device and Bluetooth receiver
[patent_app_type] => utility
[patent_app_number] => 17/359607
[patent_app_country] => US
[patent_app_date] => 2021-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4787
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17359607
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/359607 | Audio packet loss concealment method, device and bluetooth receiver | Jun 26, 2021 | Issued |
Array
(
[id] => 17204259
[patent_doc_number] => 20210344354
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => PHY-BASED RETRY TECHNIQUES FOR DIE-TO-DIE INTERFACES
[patent_app_type] => utility
[patent_app_number] => 17/359517
[patent_app_country] => US
[patent_app_date] => 2021-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8223
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17359517
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/359517 | PHY-based retry techniques for die-to-die interfaces | Jun 25, 2021 | Issued |
Array
(
[id] => 17917228
[patent_doc_number] => 20220319624
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => MEMORY CONTROLLER WITH READ ERROR HANDLING
[patent_app_type] => utility
[patent_app_number] => 17/352246
[patent_app_country] => US
[patent_app_date] => 2021-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11067
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17352246
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/352246 | Memory controller with read error handling | Jun 17, 2021 | Issued |
Array
(
[id] => 18054640
[patent_doc_number] => 11528037
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-12-13
[patent_title] => Hardware architecture for local erasure correction in SSD/UFS via maximally recoverable codes
[patent_app_type] => utility
[patent_app_number] => 17/351107
[patent_app_country] => US
[patent_app_date] => 2021-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4527
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17351107
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/351107 | Hardware architecture for local erasure correction in SSD/UFS via maximally recoverable codes | Jun 16, 2021 | Issued |
Array
(
[id] => 18358340
[patent_doc_number] => 11646751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-09
[patent_title] => Apparatuses, systems, and methods for identifying multi-bit errors
[patent_app_type] => utility
[patent_app_number] => 17/348654
[patent_app_country] => US
[patent_app_date] => 2021-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8631
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17348654
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/348654 | Apparatuses, systems, and methods for identifying multi-bit errors | Jun 14, 2021 | Issued |
Array
(
[id] => 18054638
[patent_doc_number] => 11528035
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-13
[patent_title] => Bit selection for polar coding incremental-redundancy HARQ
[patent_app_type] => utility
[patent_app_number] => 17/343618
[patent_app_country] => US
[patent_app_date] => 2021-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8785
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17343618
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/343618 | Bit selection for polar coding incremental-redundancy HARQ | Jun 8, 2021 | Issued |
Array
(
[id] => 19016923
[patent_doc_number] => 11923871
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-05
[patent_title] => Transmitter, receiver, transmission method, and reception method
[patent_app_type] => utility
[patent_app_number] => 17/341875
[patent_app_country] => US
[patent_app_date] => 2021-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 52
[patent_figures_cnt] => 56
[patent_no_of_words] => 76286
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17341875
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/341875 | Transmitter, receiver, transmission method, and reception method | Jun 7, 2021 | Issued |
Array
(
[id] => 19101801
[patent_doc_number] => 20240121029
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-11
[patent_title] => DATA PROCESSING METHOD AND APPARATUS BASED ON DATA CODING, AND DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/264680
[patent_app_country] => US
[patent_app_date] => 2021-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5331
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18264680
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/264680 | Data processing method and apparatus based on data coding, and device | Jun 6, 2021 | Issued |