
Ana J. Picon-feliciano
Examiner (ID: 3342, Phone: (571)272-5252 , Office: P/2482 )
| Most Active Art Unit | 2482 |
| Art Unit(s) | 2482 |
| Total Applications | 463 |
| Issued Applications | 290 |
| Pending Applications | 56 |
| Abandoned Applications | 137 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16844757
[patent_doc_number] => 11016844
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-25
[patent_title] => Error correction code structure
[patent_app_type] => utility
[patent_app_number] => 16/355559
[patent_app_country] => US
[patent_app_date] => 2019-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 7944
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16355559
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/355559 | Error correction code structure | Mar 14, 2019 | Issued |
Array
(
[id] => 16820657
[patent_doc_number] => 11005503
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Memory system with hybrid decoding scheme and method of operating such memory system
[patent_app_type] => utility
[patent_app_number] => 16/297277
[patent_app_country] => US
[patent_app_date] => 2019-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6005
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16297277
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/297277 | Memory system with hybrid decoding scheme and method of operating such memory system | Mar 7, 2019 | Issued |
Array
(
[id] => 15367393
[patent_doc_number] => 20200019461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => MEMORY SYSTEM AND METHOD FOR READ OPERATION OF MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/296277
[patent_app_country] => US
[patent_app_date] => 2019-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8935
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16296277
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/296277 | MEMORY SYSTEM AND METHOD FOR READ OPERATION OF MEMORY SYSTEM | Mar 7, 2019 | Abandoned |
Array
(
[id] => 14411351
[patent_doc_number] => 20190171519
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-06
[patent_title] => STORING DATA AND ASSOCIATED METADATA IN A DISPERSED STORAGE NETWORK
[patent_app_type] => utility
[patent_app_number] => 16/273552
[patent_app_country] => US
[patent_app_date] => 2019-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6594
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16273552
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/273552 | STORING DATA AND ASSOCIATED METADATA IN A DISPERSED STORAGE NETWORK | Feb 11, 2019 | Abandoned |
Array
(
[id] => 16192181
[patent_doc_number] => 20200233030
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => ENHANCED FAULT DETECTION OF LATCHED DATA
[patent_app_type] => utility
[patent_app_number] => 16/252674
[patent_app_country] => US
[patent_app_date] => 2019-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7741
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16252674
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/252674 | Enhanced fault detection of latched data | Jan 19, 2019 | Issued |
Array
(
[id] => 16567473
[patent_doc_number] => 10892854
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-12
[patent_title] => Method, terminal device and base station for transmitting feedback information
[patent_app_type] => utility
[patent_app_number] => 16/251706
[patent_app_country] => US
[patent_app_date] => 2019-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 20574
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 472
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16251706
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/251706 | Method, terminal device and base station for transmitting feedback information | Jan 17, 2019 | Issued |
Array
(
[id] => 14724019
[patent_doc_number] => 20190253073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => Network data prediction method, network data processing device and network data processing method
[patent_app_type] => utility
[patent_app_number] => 16/251685
[patent_app_country] => US
[patent_app_date] => 2019-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5037
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16251685
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/251685 | Network data prediction method, network data processing device and network data processing method | Jan 17, 2019 | Issued |
Array
(
[id] => 16537310
[patent_doc_number] => 10879931
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-29
[patent_title] => Method and apparatus for generating low-density parity-check code basis matrix
[patent_app_type] => utility
[patent_app_number] => 16/251182
[patent_app_country] => US
[patent_app_date] => 2019-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 6366
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 517
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16251182
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/251182 | Method and apparatus for generating low-density parity-check code basis matrix | Jan 17, 2019 | Issued |
Array
(
[id] => 14589243
[patent_doc_number] => 20190222230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-18
[patent_title] => SYSTEMS AND METHODS FOR AN EFFICIENTLY ROUTABLE LOW-DENSITY PARITY-CHECK (LDPC) DECODER
[patent_app_type] => utility
[patent_app_number] => 16/251631
[patent_app_country] => US
[patent_app_date] => 2019-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4658
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16251631
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/251631 | SYSTEMS AND METHODS FOR AN EFFICIENTLY ROUTABLE LOW-DENSITY PARITY-CHECK (LDPC) DECODER | Jan 17, 2019 | Abandoned |
Array
(
[id] => 16503160
[patent_doc_number] => 10868567
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-15
[patent_title] => Methods and systems for encoding and decoding for LDPC codes
[patent_app_type] => utility
[patent_app_number] => 16/251373
[patent_app_country] => US
[patent_app_date] => 2019-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 36
[patent_no_of_words] => 11676
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16251373
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/251373 | Methods and systems for encoding and decoding for LDPC codes | Jan 17, 2019 | Issued |
Array
(
[id] => 14352495
[patent_doc_number] => 20190158220
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => DOWNSTREAM DATA FRAME TRANSMISSION METHOD AND DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/250708
[patent_app_country] => US
[patent_app_date] => 2019-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8582
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16250708
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/250708 | Downstream data frame transmission method and device | Jan 16, 2019 | Issued |
Array
(
[id] => 17464651
[patent_doc_number] => 20220077957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-10
[patent_title] => METHOD FOR DECODING LOW DENSITY PARITY CHECK (LDPC)-CODED SIGNAL, AND TERMINAL THEREFOR
[patent_app_type] => utility
[patent_app_number] => 17/309931
[patent_app_country] => US
[patent_app_date] => 2019-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5435
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17309931
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/309931 | Method for decoding low density parity check (LDPC)-coded signal, and terminal therefor | Jan 8, 2019 | Issued |
Array
(
[id] => 14239827
[patent_doc_number] => 20190132086
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => DATA RETRANSMISSION METHOD AND RELATED APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/233882
[patent_app_country] => US
[patent_app_date] => 2018-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23474
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16233882
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/233882 | Data retransmission method and related apparatus | Dec 26, 2018 | Issued |
Array
(
[id] => 17174927
[patent_doc_number] => 20210328598
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => Correction of Errors in Soft Demodulated Symbols Using a CRC
[patent_app_type] => utility
[patent_app_number] => 16/964835
[patent_app_country] => US
[patent_app_date] => 2018-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9214
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16964835
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/964835 | Correction of Errors in Soft Demodulated Symbols Using a CRC | Dec 13, 2018 | Abandoned |
Array
(
[id] => 16610043
[patent_doc_number] => 10911068
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Error correction circuit and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 16/220681
[patent_app_country] => US
[patent_app_date] => 2018-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 23
[patent_no_of_words] => 12980
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16220681
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/220681 | Error correction circuit and method of operating the same | Dec 13, 2018 | Issued |
Array
(
[id] => 17143805
[patent_doc_number] => 20210311818
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => RUNTIME POST PACKAGE REPAIR FOR DYNAMIC RANDOM ACCESS MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/255109
[patent_app_country] => US
[patent_app_date] => 2018-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8020
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17255109
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/255109 | RUNTIME POST PACKAGE REPAIR FOR DYNAMIC RANDOM ACCESS MEMORY | Dec 10, 2018 | Abandoned |
Array
(
[id] => 14448217
[patent_doc_number] => 20190181982
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-13
[patent_title] => ERROR DETECTION IN AUTOMOBILE TELL-TALES
[patent_app_type] => utility
[patent_app_number] => 16/216220
[patent_app_country] => US
[patent_app_date] => 2018-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6561
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16216220
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/216220 | Error detection in automobile tell-tales | Dec 10, 2018 | Issued |
Array
(
[id] => 15438445
[patent_doc_number] => 20200033406
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => GLITCH MEASUREMENT DEVICE AND GLITCH MEASUREMENT METHOD
[patent_app_type] => utility
[patent_app_number] => 16/215596
[patent_app_country] => US
[patent_app_date] => 2018-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3085
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16215596
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/215596 | Glitch measurement device and glitch measurement method | Dec 9, 2018 | Issued |
Array
(
[id] => 17700857
[patent_doc_number] => 11374593
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-28
[patent_title] => Hardware complexity reduction technique for successive cancellation list decoders
[patent_app_type] => utility
[patent_app_number] => 17/287534
[patent_app_country] => US
[patent_app_date] => 2018-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3909
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17287534
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/287534 | Hardware complexity reduction technique for successive cancellation list decoders | Nov 22, 2018 | Issued |
Array
(
[id] => 15938597
[patent_doc_number] => 20200160932
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-21
[patent_title] => ITERATIVE FUNCTIONAL TEST EXERCISER RELOAD AND EXECUTION
[patent_app_type] => utility
[patent_app_number] => 16/193560
[patent_app_country] => US
[patent_app_date] => 2018-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8204
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16193560
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/193560 | Iterative functional test exerciser reload and execution | Nov 15, 2018 | Issued |