
Andre C. Stevenson
Examiner (ID: 7041, Phone: (571)272-1683 , Office: P/2816 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2817, 2816, 2812, 2899 |
| Total Applications | 1766 |
| Issued Applications | 1549 |
| Pending Applications | 118 |
| Abandoned Applications | 127 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15807329
[patent_doc_number] => 20200126807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-23
[patent_title] => LIGHT IRRADIATION TYPE HEAT TREATMENT METHOD AND HEAT TREATMENT APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/655645
[patent_app_country] => US
[patent_app_date] => 2019-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15133
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16655645
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/655645 | LIGHT IRRADIATION TYPE HEAT TREATMENT METHOD AND HEAT TREATMENT APPARATUS | Oct 16, 2019 | Abandoned |
Array
(
[id] => 15462611
[patent_doc_number] => 20200044130
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => LIGHT EMITTING DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/653116
[patent_app_country] => US
[patent_app_date] => 2019-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14312
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16653116
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/653116 | Light emitting device and manufacturing method thereof | Oct 14, 2019 | Issued |
Array
(
[id] => 15461951
[patent_doc_number] => 20200043800
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => Forming a Protective Layer to Prevent Formation of Leakage Paths
[patent_app_type] => utility
[patent_app_number] => 16/601454
[patent_app_country] => US
[patent_app_date] => 2019-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5781
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16601454
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/601454 | Forming a protective layer to prevent formation of leakage paths | Oct 13, 2019 | Issued |
Array
(
[id] => 15443261
[patent_doc_number] => 20200035814
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => FinFET Device and Method of Forming Same
[patent_app_type] => utility
[patent_app_number] => 16/593209
[patent_app_country] => US
[patent_app_date] => 2019-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8761
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16593209
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/593209 | FinFET device and method of forming same | Oct 3, 2019 | Issued |
Array
(
[id] => 16653695
[patent_doc_number] => 10930889
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-23
[patent_title] => Light-emitting device, display apparatus, and illumination apparatus
[patent_app_type] => utility
[patent_app_number] => 16/589862
[patent_app_country] => US
[patent_app_date] => 2019-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 14497
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 428
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16589862
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/589862 | Light-emitting device, display apparatus, and illumination apparatus | Sep 30, 2019 | Issued |
Array
(
[id] => 16746670
[patent_doc_number] => 10971675
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Dual function magnetic tunnel junction pillar encapsulation
[patent_app_type] => utility
[patent_app_number] => 16/586777
[patent_app_country] => US
[patent_app_date] => 2019-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5983
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16586777
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/586777 | Dual function magnetic tunnel junction pillar encapsulation | Sep 26, 2019 | Issued |
Array
(
[id] => 15564929
[patent_doc_number] => 20200066876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => SINGLE CRYSTALLINE EXTRINSIC BASES FOR BIPOLAR JUNCTION STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/563102
[patent_app_country] => US
[patent_app_date] => 2019-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5545
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16563102
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/563102 | Single crystalline extrinsic bases for bipolar junction structures | Sep 5, 2019 | Issued |
Array
(
[id] => 16660634
[patent_doc_number] => 20210057271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => ETCH STOP MEMBER IN BURIED INSULATOR OF SOI SUBSTRATE TO REDUCE CONTACT EDGE PUNCH THROUGH
[patent_app_type] => utility
[patent_app_number] => 16/547474
[patent_app_country] => US
[patent_app_date] => 2019-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6010
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16547474
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/547474 | Etch stop member in buried insulator of SOI substrate to reduce contact edge punch through | Aug 20, 2019 | Issued |
Array
(
[id] => 16959268
[patent_doc_number] => 11063152
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-13
[patent_title] => Semiconductor device and method
[patent_app_type] => utility
[patent_app_number] => 16/547191
[patent_app_country] => US
[patent_app_date] => 2019-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 36
[patent_no_of_words] => 10861
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16547191
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/547191 | Semiconductor device and method | Aug 20, 2019 | Issued |
Array
(
[id] => 16970337
[patent_doc_number] => 11066296
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-07-20
[patent_title] => Methods, apparatus, and systems for fabricating solution-based conductive 2D and 3D electronic circuits
[patent_app_type] => utility
[patent_app_number] => 16/547239
[patent_app_country] => US
[patent_app_date] => 2019-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 119
[patent_figures_cnt] => 176
[patent_no_of_words] => 20003
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16547239
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/547239 | Methods, apparatus, and systems for fabricating solution-based conductive 2D and 3D electronic circuits | Aug 20, 2019 | Issued |
Array
(
[id] => 17002615
[patent_doc_number] => 11081438
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-03
[patent_title] => Method of manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/547294
[patent_app_country] => US
[patent_app_date] => 2019-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 16208
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 282
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16547294
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/547294 | Method of manufacturing semiconductor device | Aug 20, 2019 | Issued |
Array
(
[id] => 16835376
[patent_doc_number] => 11011637
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Semiconductor structure having buried gate, buried source and drain contacts, and strained silicon and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/547331
[patent_app_country] => US
[patent_app_date] => 2019-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 5140
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16547331
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/547331 | Semiconductor structure having buried gate, buried source and drain contacts, and strained silicon and method of manufacturing the same | Aug 20, 2019 | Issued |
Array
(
[id] => 17221663
[patent_doc_number] => 11174153
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-16
[patent_title] => Package level thermal gradient sensing
[patent_app_type] => utility
[patent_app_number] => 16/547275
[patent_app_country] => US
[patent_app_date] => 2019-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9012
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16547275
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/547275 | Package level thermal gradient sensing | Aug 20, 2019 | Issued |
Array
(
[id] => 16379459
[patent_doc_number] => 20200328302
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => MOSFET AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/547355
[patent_app_country] => US
[patent_app_date] => 2019-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2171
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16547355
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/547355 | MOSFET and manufacturing method thereof | Aug 20, 2019 | Issued |
Array
(
[id] => 15841093
[patent_doc_number] => 20200135829
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => ELECTROLUMINESCENT DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/546575
[patent_app_country] => US
[patent_app_date] => 2019-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14809
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16546575
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/546575 | Electroluminescent display device | Aug 20, 2019 | Issued |
Array
(
[id] => 17137689
[patent_doc_number] => 11139256
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-05
[patent_title] => Tamper-resistant integrated circuits, and related methods
[patent_app_type] => utility
[patent_app_number] => 16/547289
[patent_app_country] => US
[patent_app_date] => 2019-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 10380
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16547289
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/547289 | Tamper-resistant integrated circuits, and related methods | Aug 20, 2019 | Issued |
Array
(
[id] => 17424343
[patent_doc_number] => 11257805
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-22
[patent_title] => Hybrid bonding with uniform pattern density
[patent_app_type] => utility
[patent_app_number] => 16/544395
[patent_app_country] => US
[patent_app_date] => 2019-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 4879
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16544395
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/544395 | Hybrid bonding with uniform pattern density | Aug 18, 2019 | Issued |
Array
(
[id] => 15259955
[patent_doc_number] => 20190378711
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => FORMATION OF SiN THIN FILMS
[patent_app_type] => utility
[patent_app_number] => 16/543917
[patent_app_country] => US
[patent_app_date] => 2019-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15398
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16543917
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/543917 | Formation of SiN thin films | Aug 18, 2019 | Issued |
Array
(
[id] => 15625587
[patent_doc_number] => 20200083198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/537730
[patent_app_country] => US
[patent_app_date] => 2019-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8397
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16537730
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/537730 | Display device | Aug 11, 2019 | Issued |
Array
(
[id] => 17002605
[patent_doc_number] => 11081428
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-03
[patent_title] => Electronic device with three dimensional thermal pad
[patent_app_type] => utility
[patent_app_number] => 16/537535
[patent_app_country] => US
[patent_app_date] => 2019-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 4424
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16537535
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/537535 | Electronic device with three dimensional thermal pad | Aug 9, 2019 | Issued |